CMOS LOW-DROPOUT VOLTAGE REGULATOR WITH CONTROLLED PASS TRANSISTOR

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

QARAQANABADI F.; SABERKARI A.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ Year:2015 | Volume:13 | Issue:2 Page(s): 143-150

Download Full-Text

Persian Verion

View:

1,958

Download:

Cites:

Information Journal Paper

Title

CMOS LOW-DROPOUT VOLTAGE REGULATOR WITH CONTROLLED PASS TRANSISTOR

Author(s)

QARAQANABADI F. | SABERKARI A. | Issue Writer Certificate

Keywords

LOW-DROPOUT REGULATOR (LDO)Q2

PASS TRANSISTORQ2

POWER MANAGEMENTQ2

QUIESCENT CURRENTQ2

Abstract

This paper presents a low QUIESCENT CURRENT low-dropout voltage regulator (LDO) with controlled PASS TRANSISTOR which can work either with on-chip or off-chip output capacitor. The PASS TRANSISTOR of the proposed LDO has lower width in low load condition and has higher width for moderate to heavy load current and the LDO topology transforms between a two-stage structure in low load current and a three-stage one in moderate to high load current. The proposed LDO topology is designed and simulated in HSPICE in a 0.35 mm CMOS process to provide a 2.8 V output voltage for a 3 V input voltage and is capable to deliver a stable output current in the range of 0-100 mA to the load with a 100 pF on-chip output capacitor while its QUIESCENT CURRENT is only 7.5 mA. Without using the adaptively-controlled PASS TRANSISTOR, the maximum output variations of the LDO to the 0-100 mA load transient is 540 mV and its settling time is 11 ms, while using this technique decreases the output voltage variations and settling time to 280 mV and 6.5 ms, respectively.

Cites

No record.

References

رگولاتور ولتاژ با افت کم CMOS بدون خازن بیرونی و با مسیر سریع جاسازی شده در تقویت کننده خطا

Cite

APA: Copy

QARAQANABADI, F., & SABERKARI, A.. (2015). CMOS LOW-DROPOUT VOLTAGE REGULATOR WITH CONTROLLED PASS TRANSISTOR. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ, 13(2), 143-150. SID. https://sid.ir/paper/228098/en

Vancouver: Copy

QARAQANABADI F., SABERKARI A.. CMOS LOW-DROPOUT VOLTAGE REGULATOR WITH CONTROLLED PASS TRANSISTOR. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ[Internet]. 2015;13(2):143-150. Available from: https://sid.ir/paper/228098/en

IEEE: Copy

F. QARAQANABADI, and A. SABERKARI, “CMOS LOW-DROPOUT VOLTAGE REGULATOR WITH CONTROLLED PASS TRANSISTOR,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ, vol. 13, no. 2, pp. 143–150, 2015, [Online]. Available: https://sid.ir/paper/228098/en

Related Journal Papers