مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

video

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

sound

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Version

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

View:

2,638
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Download:

0
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Cites:

Information Journal Paper

Title

A FAULT-TOLERANT ROUTING ALGORITHM FOR 3D NETWORKS-ON-CHIP

Pages

  163-169

Keywords

NETWORK-ON-CHIP (NOC) 

Abstract

 The performance of Networks-on-Chip is highly dependent to the incorporated ROUTING ALGORITHMs. In recent years, many ROUTING ALGORITHMs have been proposed for 2D and 3D Networks-on-Chip. In 3D integrated circuits, different devices are stacked through silicon via in which the vertical connections are vulnerable to manufacturing process variations. Therefore, because of the high impact of faulty links or nodes on the performance of a Network-on-Chip, utilizing a fault-tolerant ROUTING ALGORITHM is of great importance especially for 3D Networks-on-Chip in which the vertical links are more vulnerable. In this paper, a new fault-tolerant ROUTING ALGORITHM called FT-ZXY is proposed to be used in 3D Networks-on-Chip. This routing method is capable of tolerating multiple vertical faulty links in addition to single horizontal faulty links without using any virtual channels thus incurs a very low hardware overhead. Experimental results reveal that the proposed ROUTING ALGORITHM has more RELIABILITY compared to the previous designs while incurs less latency and requires lower area and power overheads.

Cites

  • No record.
  • References

  • No record.
  • Cite

    APA: Copy

    TAGHIZADEH FIROOZJAEE, M., VALINATAJ, M., & MANSOURI, M.. (2016). A FAULT-TOLERANT ROUTING ALGORITHM FOR 3D NETWORKS-ON-CHIP. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, 14(2), 163-169. SID. https://sid.ir/paper/228377/en

    Vancouver: Copy

    TAGHIZADEH FIROOZJAEE M., VALINATAJ M., MANSOURI M.. A FAULT-TOLERANT ROUTING ALGORITHM FOR 3D NETWORKS-ON-CHIP. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR[Internet]. 2016;14(2):163-169. Available from: https://sid.ir/paper/228377/en

    IEEE: Copy

    M. TAGHIZADEH FIROOZJAEE, M. VALINATAJ, and M. MANSOURI, “A FAULT-TOLERANT ROUTING ALGORITHM FOR 3D NETWORKS-ON-CHIP,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, vol. 14, no. 2, pp. 163–169, 2016, [Online]. Available: https://sid.ir/paper/228377/en

    Related Journal Papers

    Related Seminar Papers

  • No record.
  • Related Plans

  • No record.
  • Recommended Workshops






    Move to top
    telegram sharing button
    whatsapp sharing button
    linkedin sharing button
    twitter sharing button
    email sharing button
    email sharing button
    email sharing button
    sharethis sharing button