AUTOMATED IMPLEMENTATION OF QUANTUM CIRCUITS ON QFPGA FOR EMULATION

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

HEIDARZADEH M.; DANAEE FAR M.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR Year:2014 | Volume:11 | Issue:2 Page(s): 65-75

Download Full-Text

Persian Verion

View:

2,097

Download:

Cites:

Information Journal Paper

Title

AUTOMATED IMPLEMENTATION OF QUANTUM CIRCUITS ON QFPGA FOR EMULATION

Author(s)

HEIDARZADEH M. | DANAEE FAR M. | Issue Writer Certificate

Keywords

QUANTUM COMPUTINGQ2

SIMULATION OF QUANTUM CIRCUITSQ2

QUANTUM GATESQ2

PARTITIONINGQ2

PLACEMENTQ2

ROUTINGQ3

QFPGA ARCHITECTUREQ2

Abstract

This paper defines an optimal architecture for the FPGA using exact methods. In order to achieve this goal, optimal PLACEMENT and ROUTING solutions are found using the integer linear programming techniques. After redefining the internal architecture of the logic blocks, quantum circuits are partitioned by a heuristic algorithm in order to reach maximum utilization of the resources inside logic blocks and minimum delay of the paths traversed by the q-bits in the circuit.Experimental results show that FPGA architecture modifications can result in the reduction of the delay of critical paths of circuits by up to half in some cases and in a considerable reduction of the number of channels used for ROUTING. Furthermore, the results show that defining the logic blocks with 12 q-bits instead of 4 q-bits can decrease circuits delay and the number of used channels to a large extent.

Cites

No record.

References

Cite

APA: Copy

HEIDARZADEH, M., & DANAEE FAR, M.. (2014). AUTOMATED IMPLEMENTATION OF QUANTUM CIRCUITS ON QFPGA FOR EMULATION. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, 11(2), 65-75. SID. https://sid.ir/paper/228476/en

Vancouver: Copy

HEIDARZADEH M., DANAEE FAR M.. AUTOMATED IMPLEMENTATION OF QUANTUM CIRCUITS ON QFPGA FOR EMULATION. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR[Internet]. 2014;11(2):65-75. Available from: https://sid.ir/paper/228476/en

IEEE: Copy

M. HEIDARZADEH, and M. DANAEE FAR, “AUTOMATED IMPLEMENTATION OF QUANTUM CIRCUITS ON QFPGA FOR EMULATION,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, vol. 11, no. 2, pp. 65–75, 2014, [Online]. Available: https://sid.ir/paper/228476/en

Related Journal Papers