Enhancing Speed, Area and Power Consumption of Carry Select Adders Using a New Grouping Structure

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Mohammad Nezhad A.; VALINATAJ M.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR Year:2019 | Volume:16 | Issue:4 Page(s): 310-318

Download Full-Text

Persian Verion

View:

663

Download:

Cites:

Information Journal Paper

Title

Enhancing Speed, Area and Power Consumption of Carry Select Adders Using a New Grouping Structure

Author(s)

Mohammad Nezhad A. | VALINATAJ M. | Issue Writer Certificate

Keywords

Carry select adderQ1

basic groupingsQ1

adder delayQ1

power consumptionQ1

Abstract

Design of low-cost and high-speed datapath is very important for current computing systems. The adders are the essential parts of datapaths in computing systems. Among different types of adders, the Carry select adder (CSeA) has a high speed while having the area overhead, as well. A factor influencing the speed of this adder is the incorporated grouping structure dependent to its components' delay. In this paper, at first, the delay and area of different existing CSeA architectures are reduced by utilizing a fast and small multiplexer. Then, a new grouping structure is proposed for more delay reduction based on a delay analysis. Implementation and experimental results show that applying the proposed grouping and modifications on different CSeA architectures leads to a high delay reduction in the add operation compared to the best existing grouping structure. For example, the amount of delay reduction in the investigated 32-bit CSeA architectures is more than 33%. In addition, the average reduction of power-delay-product criterion for 32-bit and 64-bit CSeAs utilizing the proposed grouping equals45% and 35%, respectively, compared to the CSeAs incorporating the current best grouping.

Cites

No record.

References

No record.

Cite

APA: Copy

Mohammad Nezhad, A., & VALINATAJ, M.. (2019). Enhancing Speed, Area and Power Consumption of Carry Select Adders Using a New Grouping Structure. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, 16(4 ), 310-318. SID. https://sid.ir/paper/228527/en

Vancouver: Copy

Mohammad Nezhad A., VALINATAJ M.. Enhancing Speed, Area and Power Consumption of Carry Select Adders Using a New Grouping Structure. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR[Internet]. 2019;16(4 ):310-318. Available from: https://sid.ir/paper/228527/en

IEEE: Copy

A. Mohammad Nezhad, and M. VALINATAJ, “Enhancing Speed, Area and Power Consumption of Carry Select Adders Using a New Grouping Structure,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, vol. 16, no. 4 , pp. 310–318, 2019, [Online]. Available: https://sid.ir/paper/228527/en

Related Journal Papers