RESEARCH NOTE: DESIGNING A RECONFIGURABLE ACCELERATOR

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

SEPYANI A.A.R.; KABIR E.A.; BEHAZIN F.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: MODARES TECHNICAL AND ENGINEERING Year:2007 | Volume:- | Issue:26 (SPECIAL ISSUE ON ELECTRICAL ENGINEERING) Page(s): 75-84

Download Full-Text

Persian Verion

View:

632

Download:

Cites:

Information Journal Paper

Title

RESEARCH NOTE: DESIGNING A RECONFIGURABLE ACCELERATOR

Author(s)

SEPYANI A.A.R. | KABIR E.A. | BEHAZIN F. | Issue Writer Certificate

Keywords

ACCELERATORQ4

FPGAQ4

REAL-TIME IMPLEMENTATIONQ4

IMAGE WARPINGQ4

Abstract

Many of the video processing algorithms cannot be implemented in real time on general computers, due to their computational complexity. For an efficient implementation, a custom hardware that can be reconfigured for the algorithm, is used. In this paper a new acceleration hardware based on FPGA elements is proposed. This hardware can be adapted with the processing algorithm through FPGA design reconfiguration. Using a PCI slot, this hardware communicates with a Pc. The FPGAs are programmed through the PCI slot. The video frames are supplied to this hardware for processing. The performance of this hardware is evaluated using warping algorithms. The first and second order warping for a 512*512 frame can be done in 7.9 ms.

Cites

No record.

References

No record.

Cite

APA: Copy

SEPYANI, A.A.R., KABIR, E.A., & BEHAZIN, F.. (2007). RESEARCH NOTE: DESIGNING A RECONFIGURABLE ACCELERATOR. MODARES TECHNICAL AND ENGINEERING, -(26 (SPECIAL ISSUE ON ELECTRICAL ENGINEERING)), 75-84. SID. https://sid.ir/paper/25050/en

Vancouver: Copy

SEPYANI A.A.R., KABIR E.A., BEHAZIN F.. RESEARCH NOTE: DESIGNING A RECONFIGURABLE ACCELERATOR. MODARES TECHNICAL AND ENGINEERING[Internet]. 2007;-(26 (SPECIAL ISSUE ON ELECTRICAL ENGINEERING)):75-84. Available from: https://sid.ir/paper/25050/en

IEEE: Copy

A.A.R. SEPYANI, E.A. KABIR, and F. BEHAZIN, “RESEARCH NOTE: DESIGNING A RECONFIGURABLE ACCELERATOR,” MODARES TECHNICAL AND ENGINEERING, vol. -, no. 26 (SPECIAL ISSUE ON ELECTRICAL ENGINEERING), pp. 75–84, 2007, [Online]. Available: https://sid.ir/paper/25050/en

Related Journal Papers