DESIGN AND IMPLEMENTATION OF AES ENCRYPTION ENGINE ON FPGA FOR HIGH-SPEED LINKS

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

DORRI PARHAM; GHIASIAN ALI; SAIDI HOSSEIN

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: TABRIZ JOURNAL OF ELECTRICAL ENGINEERING Year:2016 | Volume:46 | Issue:1 (75) Page(s): 153-167

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

1,827

Download:

Cites:

Information Journal Paper

Title

DESIGN AND IMPLEMENTATION OF AES ENCRYPTION ENGINE ON FPGA FOR HIGH-SPEED LINKS

Author(s)

DORRI PARHAM | GHIASIAN ALI | SAIDI HOSSEIN | Issue Writer Certificate

Keywords

ENCRYPTIONQ3

AES ALGORITHMQ2

HARDWARE PLATFORMSQ2

FPGAQ2

Abstract

Advanced ENCRYPTION Standard (AES) is one of the most common standard ENCRYPTION algorithms. Inspired by its characteristics, AES ALGORITHM can be implemented on various HARDWARE PLATFORMS such as FPGA. Also, the data path can be implemented in either loop-unrolling or rolling architecture. These two architectures have direct impact on the amount of area consumption on the chip as well as system throughput. Then, a smart design should be able to consider the trade-off between area and throughput and provide a good balance between these two conflicting factors. In this paper, we propose such a design to represent the area-throughput trade-off for FPGA implementation of the AES ALGORITHM. With loop unrolling and pipelining techniques, throughput of 71.35 Gbps is achievable in Virtex 7 FPGA (xc7v585t-3ff1157). This design has just used 3669 Slices on the chip. The extracted results from the Place & Route report of Xilinx ISE 14.2 indicates that the maximum attainable clock frequency is 570.776 MHz.

Cites

No record.

References

No record.

Cite

APA: Copy

DORRI, PARHAM, GHIASIAN, ALI, & SAIDI, HOSSEIN. (2016). DESIGN AND IMPLEMENTATION OF AES ENCRYPTION ENGINE ON FPGA FOR HIGH-SPEED LINKS. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, 46(1 (75)), 153-167. SID. https://sid.ir/paper/256597/en

Vancouver: Copy

DORRI PARHAM, GHIASIAN ALI, SAIDI HOSSEIN. DESIGN AND IMPLEMENTATION OF AES ENCRYPTION ENGINE ON FPGA FOR HIGH-SPEED LINKS. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2016;46(1 (75)):153-167. Available from: https://sid.ir/paper/256597/en

IEEE: Copy

PARHAM DORRI, ALI GHIASIAN, and HOSSEIN SAIDI, “DESIGN AND IMPLEMENTATION OF AES ENCRYPTION ENGINE ON FPGA FOR HIGH-SPEED LINKS,” TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, vol. 46, no. 1 (75), pp. 153–167, 2016, [Online]. Available: https://sid.ir/paper/256597/en

Related Journal Papers