DESIGN AND SIMULATION OF PIPELINED ADCS BASED ON LOW-VOLTAGE COMPARATORS

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

HOSSEINNEJAD MAHDI; SHAMSI HOSSEIN

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: TABRIZ JOURNAL OF ELECTRICAL ENGINEERING Year:2016 | Volume:46 | Issue:1 (75) Page(s): 87-98

Download Full-Text

Persian Verion

View:

1,750

Download:

Cites:

Information Journal Paper

Title

DESIGN AND SIMULATION OF PIPELINED ADCS BASED ON LOW-VOLTAGE COMPARATORS

Author(s)

HOSSEINNEJAD MAHDI | SHAMSI HOSSEIN | Issue Writer Certificate

Keywords

PIPELINED ANALOG-TO-DIGITAL CONVERTERQ2

LOW-VOLTAGE COMPARATORSQ2

GAIN DOUBLERQ2

CURRENT SOURCEQ2

Abstract

In this paper, a PIPELINED ANALOG-TO-DIGITAL CONVERTER based on LOW-VOLTAGE COMPARATORS has been designed. The combination of a comparator and a CURRENT SOURCE as an alternative to op-amp, improved power efficiency and decreased complexity of design. For the first stage, capacitor GAIN DOUBLER is used as MDAC. Since the first stage cannot drive large capacitive loads, therefor a topology with high input impedance is chosen for the second, third and following stages. Besides, a modified cascode CURRENT SOURCE is used to obtain minimum overshoot at the output of stages. The ADC has been designed and simulated by HSPICE in a 90 nm CMOS process. Simulation results show that the ADC achieves 56.1 dB SNDR, 64.5 dB SFDR at 25MS/s and consumes 2 mW from a 1V power supply.

Cites

No record.

References

No record.

Cite

APA: Copy

HOSSEINNEJAD, MAHDI, & SHAMSI, HOSSEIN. (2016). DESIGN AND SIMULATION OF PIPELINED ADCS BASED ON LOW-VOLTAGE COMPARATORS. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, 46(1 (75)), 87-98. SID. https://sid.ir/paper/256610/en

Vancouver: Copy

HOSSEINNEJAD MAHDI, SHAMSI HOSSEIN. DESIGN AND SIMULATION OF PIPELINED ADCS BASED ON LOW-VOLTAGE COMPARATORS. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2016;46(1 (75)):87-98. Available from: https://sid.ir/paper/256610/en

IEEE: Copy

MAHDI HOSSEINNEJAD, and HOSSEIN SHAMSI, “DESIGN AND SIMULATION OF PIPELINED ADCS BASED ON LOW-VOLTAGE COMPARATORS,” TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, vol. 46, no. 1 (75), pp. 87–98, 2016, [Online]. Available: https://sid.ir/paper/256610/en

Related Journal Papers