Introducing a New Timing Attack on the ARM Processor and its Practical Implementation on the Raspberrypi3 Board

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Meraji V.; SOLEIMANY H.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF ELECTRONIC AND CYBER DEFENCE Year:2020 | Volume:8 | Issue:1 Page(s): 125-132

Download Full-Text

Persian Verion

View:

478

Download:

Cites:

Information Journal Paper

Title

Introducing a New Timing Attack on the ARM Processor and its Practical Implementation on the Raspberrypi3 Board

Author(s)

Meraji V. | SOLEIMANY H. | Issue Writer Certificate

Keywords

AESQ1

cortex-A53 processorQ1

collision attackQ1

exclusive architectureQ1

clflush instructionQ1

replacement policyQ1

Abstract

An important category of the side-channel attacks takes advantage of the fact that cache leads to temporal changes in the execution of encryption algorithms and thus information leakage. Although side-channel attacks based on high cache memory are among the most widely used side-channel attacks, they have been less studied than other side-channel attacks. Accordingly, extensive research has been conducted by the cryptographic community in the area of side-channel attacks based on cache memory. The focus of research has mainly been on the security of encryption algorithms implemented by Intel and Pentium processors, which due to the different cache structure of different processors, cannot be extended to other commonly used processors such as ARM. In response to this challenge, new research is focusing on cache-based side-channel attacks on various mobile processors and other applications including ARM processors. The different cache structure and lack of support for some of the commands needed to execute cache attacks have made it difficult to execute these attacks on ARM processors. In this paper, we first investigate the cache-timing attack using a collision event on one of the ARM processors. In this attack, the attacker only needs to measure the timing of the encryption, and unlike the access-driven attacks, the attacker does not need access to the victim's cache. We also implemented the attack using an industrial automation board called Raspberrypi3, which runs the router operating system, the results of which show the accuracy of the attack.

Cites

No record.

References

No record.

Cite

APA: Copy

Meraji, V., & SOLEIMANY, H.. (2020). Introducing a New Timing Attack on the ARM Processor and its Practical Implementation on the Raspberrypi3 Board. JOURNAL OF ELECTRONIC AND CYBER DEFENCE, 8(1 ), 125-132. SID. https://sid.ir/paper/362762/en

Vancouver: Copy

Meraji V., SOLEIMANY H.. Introducing a New Timing Attack on the ARM Processor and its Practical Implementation on the Raspberrypi3 Board. JOURNAL OF ELECTRONIC AND CYBER DEFENCE[Internet]. 2020;8(1 ):125-132. Available from: https://sid.ir/paper/362762/en

IEEE: Copy

V. Meraji, and H. SOLEIMANY, “Introducing a New Timing Attack on the ARM Processor and its Practical Implementation on the Raspberrypi3 Board,” JOURNAL OF ELECTRONIC AND CYBER DEFENCE, vol. 8, no. 1 , pp. 125–132, 2020, [Online]. Available: https://sid.ir/paper/362762/en

Related Journal Papers