Fault Tolerant ALU Designing based on New Implementation of Berger Code

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Towhidy gol A.; OMIDI R.; MOHAMMADI K.

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: TABRIZ JOURNAL OF ELECTRICAL ENGINEERING Year:2020 | Volume:50 | Issue:2 (92) Page(s): 633-644

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

336

Download:

Cites:

Information Journal Paper

Title

Fault Tolerant ALU Designing based on New Implementation of Berger Code

Author(s)

Towhidy gol A. | OMIDI R. | MOHAMMADI K. | Issue Writer Certificate

Keywords

Fault TolerantQ1

RedundancyQ1

Current Mode CircuitQ1

Residue CodeQ1

Berger CodeQ1

Abstract

ALU is one of the most sensitive units of a processor, which most of the instructions of a processor are executed by this section. In most of the Architecture methods for mitigation of fault such as temporal Redundancy, it is necessary to detect the errors first. Hardware overhead of test circuits is one of the most important disadvantages for testing small circuits which makes designers to use unusual methods in the design of small circuits. In this Article, a new implementation method for Berger Code has been used to detect the error and compared with the previous method that is based on the Berger Code. In the proposed method, the Current Mode Circuits are employed to reduce the cost of the Berger Code implementation. This circuit has higher speed and less hardware complexity than conventional implementations of Berger Code. According to the result of this article, the Power of current mode Berger has been reduced at a rate of 51%, and the area of current mode Berger has been reduced at a rate of 74. 3% and also the total cost of the Berger circuit (Power*Delay*Area) has been reduced at a rate of 91%.

Cites

No record.

References

No record.

Cite

APA: Copy

Towhidy gol, A., OMIDI, R., & MOHAMMADI, K.. (2020). Fault Tolerant ALU Designing based on New Implementation of Berger Code. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, 50(2 (92) ), 633-644. SID. https://sid.ir/paper/384850/en

Vancouver: Copy

Towhidy gol A., OMIDI R., MOHAMMADI K.. Fault Tolerant ALU Designing based on New Implementation of Berger Code. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2020;50(2 (92) ):633-644. Available from: https://sid.ir/paper/384850/en

IEEE: Copy

A. Towhidy gol, R. OMIDI, and K. MOHAMMADI, “Fault Tolerant ALU Designing based on New Implementation of Berger Code,” TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, vol. 50, no. 2 (92) , pp. 633–644, 2020, [Online]. Available: https://sid.ir/paper/384850/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops