Ternary DCVS Half Adder with Built-in Boosters

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Dehabadi Naghmeh; Faghih Mirzaee Reza

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Journal of Intelligent Procedures in Electrical Technology Year:2020 | Volume:11 | Issue:42 Page(s): 41-56

Download Full-Text

Persian Verion

View:

419

Download:

Cites:

Information Journal Paper

Title

Ternary DCVS Half Adder with Built-in Boosters

Author(s)

Dehabadi Naghmeh | Faghih Mirzaee Reza | Issue Writer Certificate

Keywords

DCVSLQ1

Ternary LogicQ1

Ternary Half AdderQ1

Binary BoosterQ1

CNFETQ1

Abstract

Differential Cascode Voltage Switch (DCVS) is one of the most well-known logic styles, which forms a robust structure. In addition, two complementary outputs are produced in this logic style at the same time. It has several unique attributes and different applications. This paper presents three comparable methods to design some Ternary Half Adders, whose efficiencies are superior especially when they are put one after another in a cascading scenario. These cells are essential for the realization of larger arithmetic circuits. In the third proposed method, instead of ternary inverters, which consume considerable static power, built-in low-power Binary Boosters are exploited to reinforce driving power of the DCVS circuits. Simulation results by HSPICE and 32 nm Carbon Nanotube Field Effect Transistor (CNFET) technology demonstrate that the new adder cell with Binary Boosters operates 21. 8% faster and consume 6. 7% less power than the cell with ternary inverters in a real test bed. Furthermore, the final design is compared with three other Ternary Half Adders. The new design is faster than all of them, and also consumes less power and energy than the previous DCVS half adder.

Cites

No record.

References

No record.

Cite

APA: Copy

Dehabadi, Naghmeh, & Faghih Mirzaee, Reza. (2020). Ternary DCVS Half Adder with Built-in Boosters. JOURNAL OF INTELLIGENT PROCEDURES IN ELECTRICAL TECHNOLOGY, 11(42 ), 41-56. SID. https://sid.ir/paper/389689/en

Vancouver: Copy

Dehabadi Naghmeh, Faghih Mirzaee Reza. Ternary DCVS Half Adder with Built-in Boosters. JOURNAL OF INTELLIGENT PROCEDURES IN ELECTRICAL TECHNOLOGY[Internet]. 2020;11(42 ):41-56. Available from: https://sid.ir/paper/389689/en

IEEE: Copy

Naghmeh Dehabadi, and Reza Faghih Mirzaee, “Ternary DCVS Half Adder with Built-in Boosters,” JOURNAL OF INTELLIGENT PROCEDURES IN ELECTRICAL TECHNOLOGY, vol. 11, no. 42 , pp. 41–56, 2020, [Online]. Available: https://sid.ir/paper/389689/en

Related Journal Papers