Design of a FPGA-based Processor for the Cryptographic Algorithms SHA-2

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Sedgh Ahrabi Neda; Jabraeil Jamali MohammadAli

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: IRANIAN COMMUNICATION AND INFORMATION TECHNOLOGY Year:2019 | Volume:10 | Issue:37-38 Page(s): 35-44

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

709

Download:

Cites:

Information Journal Paper

Title

Design of a FPGA-based Processor for the Cryptographic Algorithms SHA-2

Author(s)

Sedgh Ahrabi Neda | Jabraeil Jamali MohammadAli | Issue Writer Certificate

Keywords

secure hash algorithmQ1

cryptographic algorithms SHA-2Q1

processorQ1

VHDLQ1

FPGAQ1

Abstract

secure hash algorithms (SHA) are essential parts of cryptographic algorithms that with advent of applications such as using PDAs in our society, their importance has increased dramatically in order to preserve confidentiality. Besides that, with technology development, the necessity of implementation of such algorithms on flexible platforms can be challenging. Therefore, using fewer resources and increasing the speed of operations are the main challenges in designing and implementing such algorithms. In this paper, a new architecture is proposed for FPGA-based processor for cryptographic algorithms SHA-2. In proposed processor, using memory units and multiport datapath and followed by parallel performance of processor reduces use of resources and increases data process speed. processor architecture is modeled by VHDL language for SHA-2 and its implementation has been done on FPGA platforms for Virtex series by ISE software. The results of implementation indicate that the proposed processor compared with earlier works with similar objectives, was able to preserve desired level of throughput and efficiency by increasing 25% frequency for SHA-256 and occupying 55% less area for SHA-512. Proposed processor is appropriate for applications such as Trusted Mobile Platforms (TMP), Digital Currencies (Bitcoin) and secure routing of Networkon Chip (NoC).

Cites

No record.

References

No record.

Cite

APA: Copy

Sedgh Ahrabi, Neda, & Jabraeil Jamali, MohammadAli. (2019). Design of a FPGA-based Processor for the Cryptographic Algorithms SHA-2. IRANIAN COMMUNICATION AND INFORMATION TECHNOLOGY, 10(37-38 ), 35-44. SID. https://sid.ir/paper/406552/en

Vancouver: Copy

Sedgh Ahrabi Neda, Jabraeil Jamali MohammadAli. Design of a FPGA-based Processor for the Cryptographic Algorithms SHA-2. IRANIAN COMMUNICATION AND INFORMATION TECHNOLOGY[Internet]. 2019;10(37-38 ):35-44. Available from: https://sid.ir/paper/406552/en

IEEE: Copy

Neda Sedgh Ahrabi, and MohammadAli Jabraeil Jamali, “Design of a FPGA-based Processor for the Cryptographic Algorithms SHA-2,” IRANIAN COMMUNICATION AND INFORMATION TECHNOLOGY, vol. 10, no. 37-38 , pp. 35–44, 2019, [Online]. Available: https://sid.ir/paper/406552/en

Related Journal Papers