HARDWARE IMPLEMENTATION OF 128-BIT AES IMAGE ENCRYPTION WITH LOW POWER TECHNIQUES ON FPGA

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

FARMANI ALI; BALAZADEH BAHAR HOSSEIN

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Majlesi Journal of Electrical Engineering Year:2012 | Volume:6 | Issue:4 (23) Page(s): 13-22

Download Full-Text

View:

368

Download:

154

Cites:

Information Journal Paper

Title

HARDWARE IMPLEMENTATION OF 128-BIT AES IMAGE ENCRYPTION WITH LOW POWER TECHNIQUES ON FPGA

Author(s)

FARMANI ALI | BALAZADEH BAHAR HOSSEIN | Issue Writer Certificate

Keywords

ADVANCED ENCRYPTION STANDARD (AES)

PIPELINING

IMAGE ENCRYPTION

DECRYPTION RETIMING

GALIOS FIELD

FPGA

GLITCH

Abstract

This paper describes the implementation of a low power and high-speed encryption algorithm with high throughput for encrypting the image. Therefore, we select a highly secured symmetric key encryption algorithm AES (Advanced Encryption Standard), in order to decrease the power using retiming and GLITCH and operand isolation techniques in four stages, control unit based on logic gates, optimal design of multiplier blocks in mixcolumn phase and simultaneous production keys and rounds. Such procedure makes AES suitable for fast IMAGE ENCRYPTION.Implementation of a 128-bit AES on FPGA of Altera Company has been done, and the results are as follows: throughput, 6.5 Gbps in 441.5 MHz and 130mw power consumption. The time of encrypting in tested image with 32*32 sizes is 1.25ms.

Cites

No record.

References

No record.

Cite

APA: Copy

FARMANI, ALI, & BALAZADEH BAHAR, HOSSEIN. (2012). HARDWARE IMPLEMENTATION OF 128-BIT AES IMAGE ENCRYPTION WITH LOW POWER TECHNIQUES ON FPGA. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, 6(4 (23)), 13-22. SID. https://sid.ir/paper/626719/en

Vancouver: Copy

FARMANI ALI, BALAZADEH BAHAR HOSSEIN. HARDWARE IMPLEMENTATION OF 128-BIT AES IMAGE ENCRYPTION WITH LOW POWER TECHNIQUES ON FPGA. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2012;6(4 (23)):13-22. Available from: https://sid.ir/paper/626719/en

IEEE: Copy

ALI FARMANI, and HOSSEIN BALAZADEH BAHAR, “HARDWARE IMPLEMENTATION OF 128-BIT AES IMAGE ENCRYPTION WITH LOW POWER TECHNIQUES ON FPGA,” MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, vol. 6, no. 4 (23), pp. 13–22, 2012, [Online]. Available: https://sid.ir/paper/626719/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops