DUAL PHASE DETECTOR BASED ON DELAY LOCKED LOOP FOR HIGH SPEED APPLICATIONS

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

GHOLAMI M.; ARDESHIR G.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: International Journal of Engineering Year:2014 | Volume:27 | Issue:4 TRANSACTIONS A: BASICS Page(s): 517-521

Download Full-Text

View:

357

Download:

321

Cites:

Information Journal Paper

Title

DUAL PHASE DETECTOR BASED ON DELAY LOCKED LOOP FOR HIGH SPEED APPLICATIONS

Author(s)

GHOLAMI M. | ARDESHIR G. | Issue Writer Certificate

Keywords

DLL

DELAY LOCKED LOOP

JITTER

PHASE NOISE

SYNTHESIZER

Abstract

In this paper a new architecture for DELAY LOCKED LOOPs is proposed. Static phase offset and reset path delay are the most important problems in phase-frequency detectors (PFD). The proposed structure decreases the JITTER resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and output of the DLL. Near locking, an XOR gate is used to act as a PFD which makes the DLL locks with less JITTER. Also, the reset path time and glitch are decreased by using the XOR gate. The proposed architecture has been designed in TSMC 0.18um CMOS Technology. The simulation results support the theoretical design aspects.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

GHOLAMI, M., & ARDESHIR, G.. (2014). DUAL PHASE DETECTOR BASED ON DELAY LOCKED LOOP FOR HIGH SPEED APPLICATIONS. INTERNATIONAL JOURNAL OF ENGINEERING, 27(4 TRANSACTIONS A: BASICS), 517-521. SID. https://sid.ir/paper/644900/en

Vancouver: Copy

GHOLAMI M., ARDESHIR G.. DUAL PHASE DETECTOR BASED ON DELAY LOCKED LOOP FOR HIGH SPEED APPLICATIONS. INTERNATIONAL JOURNAL OF ENGINEERING[Internet]. 2014;27(4 TRANSACTIONS A: BASICS):517-521. Available from: https://sid.ir/paper/644900/en

IEEE: Copy

M. GHOLAMI, and G. ARDESHIR, “DUAL PHASE DETECTOR BASED ON DELAY LOCKED LOOP FOR HIGH SPEED APPLICATIONS,” INTERNATIONAL JOURNAL OF ENGINEERING, vol. 27, no. 4 TRANSACTIONS A: BASICS, pp. 517–521, 2014, [Online]. Available: https://sid.ir/paper/644900/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops