WIDE BAND DELAY-LOCKED-LOOP WITH SELF-BIASED MISMATCH- FREE CHARGE-PUMP

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

MOAZEDI M.; ABRISHAMIFAR S.A.

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF IRANIAN ASSOCIATION OF ELECTRICAL AND ELECTRONICS ENGINEERS Year:2012 | Volume:9 | Issue:1 Page(s): 1-12

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

1,010

Download:

Cites:

Information Journal Paper

Title

WIDE BAND DELAY-LOCKED-LOOP WITH SELF-BIASED MISMATCH- FREE CHARGE-PUMP

Author(s)

MOAZEDI M. | ABRISHAMIFAR S.A. | Issue Writer Certificate

Keywords

DELAY-LOCKED-LOOPQ3

CHARGE PUMPQ3

PHASE DETECTORQ3

JITTERQ3

BAND-WIDEQ2

Abstract

Almost all logic systems have a main clock signal in order to provide a common timing reference for all of the components in the system. Supporting the highest bandwidth data rates among devices requires advanced clock management technology such as delay-locked loops (DLLs). The DLL circuitry allows for very precise synchronization of external and internal clocks. In this paper a low JITTER and wide operation range Mixed-Mode Delay Locked Loop is presented. A multiperiodlocked technique is used to enhance the input frequency Range. Moreover, a new CP is proposed to suppress mismatch problem in single ended CPs. In this way JITTER and static phase error specifications have been improved. The designed circuit has been simulated in ADS software, using TSMC 0.18 um CMOS process at 1.8V supply voltage. Simulation results show that the frequency range of the suggested DLL is from 170 to 1100 MHz. The rms JITTER and power dissipation of the designed circuit at 1100 MHz are 3.3 psec and 4.554 mW, respectively.

Cites

No record.

References

No record.

Cite

APA: Copy

MOAZEDI, M., & ABRISHAMIFAR, S.A.. (2012). WIDE BAND DELAY-LOCKED-LOOP WITH SELF-BIASED MISMATCH- FREE CHARGE-PUMP. JOURNAL OF IRANIAN ASSOCIATION OF ELECTRICAL AND ELECTRONICS ENGINEERS, 9(1), 1-12. SID. https://sid.ir/paper/115755/en

Vancouver: Copy

MOAZEDI M., ABRISHAMIFAR S.A.. WIDE BAND DELAY-LOCKED-LOOP WITH SELF-BIASED MISMATCH- FREE CHARGE-PUMP. JOURNAL OF IRANIAN ASSOCIATION OF ELECTRICAL AND ELECTRONICS ENGINEERS[Internet]. 2012;9(1):1-12. Available from: https://sid.ir/paper/115755/en

IEEE: Copy

M. MOAZEDI, and S.A. ABRISHAMIFAR, “WIDE BAND DELAY-LOCKED-LOOP WITH SELF-BIASED MISMATCH- FREE CHARGE-PUMP,” JOURNAL OF IRANIAN ASSOCIATION OF ELECTRICAL AND ELECTRONICS ENGINEERS, vol. 9, no. 1, pp. 1–12, 2012, [Online]. Available: https://sid.ir/paper/115755/en

Related Journal Papers