Continuous Time Feedforward Quadrature Delta Sigma Modulator Design Omitting the Power Hungry adders for LOW-IF Receivers

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

SHAMSI A.; Najafi Aghdam E.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: TABRIZ JOURNAL OF ELECTRICAL ENGINEERING Year:2019 | Volume:49 | Issue:1 (87) Page(s): 295-305

Download Full-Text

Persian Verion

View:

524

Download:

Cites:

Information Journal Paper

Title

Continuous Time Feedforward Quadrature Delta Sigma Modulator Design Omitting the Power Hungry adders for LOW-IF Receivers

Author(s)

SHAMSI A. | Najafi Aghdam E. | Issue Writer Certificate

Keywords

Low power continuous time quadrature delta sigma modulatorQ1

adder removedQ1

WCDMA standardQ1

LOW-IF receiversQ1

Abstract

This article proposes a new method to design a third order low pass CTFFQDSM sharing the last integrators instead of adders. The removal of adders is done using a new technique in such a way that neither any extra block is added nor any modulator loop function is changed. Therefore, power consumption and chip area can be reduced. This 3-bit modulator centering at 1MHz with 2MHz band width is designed for WCDMA standard and is implemented in 180nmCMOS. Signal-to-noise ratio of 75. 9 dB for over sampling ratio of 32 is obtained. Figure of Merit obtained from the proposed modulator is improved by more than 10% compared to the previous design methods and reaches about 0. 339 (pj / conv).

Cites

No record.

References

No record.

Cite

APA: Copy

SHAMSI, A., & Najafi Aghdam, E.. (2019). Continuous Time Feedforward Quadrature Delta Sigma Modulator Design Omitting the Power Hungry adders for LOW-IF Receivers. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, 49(1 (87) ), 295-305. SID. https://sid.ir/paper/256574/en

Vancouver: Copy

SHAMSI A., Najafi Aghdam E.. Continuous Time Feedforward Quadrature Delta Sigma Modulator Design Omitting the Power Hungry adders for LOW-IF Receivers. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2019;49(1 (87) ):295-305. Available from: https://sid.ir/paper/256574/en

IEEE: Copy

A. SHAMSI, and E. Najafi Aghdam, “Continuous Time Feedforward Quadrature Delta Sigma Modulator Design Omitting the Power Hungry adders for LOW-IF Receivers,” TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, vol. 49, no. 1 (87) , pp. 295–305, 2019, [Online]. Available: https://sid.ir/paper/256574/en

Related Journal Papers