مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

video

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

sound

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Version

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

View:

411
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Download:

0
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Cites:

Information Journal Paper

Title

Designing Systolic Array for SL0 Algorithm Implementation

Pages

  59-65

Abstract

 Systolic architecture is one of most important Parallel processing architectures. In the Systolic array, ALU units are arranged as an array. This array acts synchronously and executes the recursive equations in parallel by applying the proper input. In this paper, the Systolic array for the SL0 is designed and simulated. Simulation results showed that the implementation of this algorithm with a single processor, assuming 4 clocks for executing each recursive equation, requires 4N ^ 3 + 9. 7N ^ 2 + 3. 2N + 18 clocks, while doing it with a Systolic array requires 48n + 32 clocks due to parallel computing and pipelines.

Cites

  • No record.
  • References

  • No record.
  • Cite

    APA: Copy

    NASERI, A., & Jozpiri, R.. (2020). Designing Systolic Array for SL0 Algorithm Implementation. JOURNAL OF ELECTRONIC AND CYBER DEFENCE, 7(4 ), 59-65. SID. https://sid.ir/paper/360523/en

    Vancouver: Copy

    NASERI A., Jozpiri R.. Designing Systolic Array for SL0 Algorithm Implementation. JOURNAL OF ELECTRONIC AND CYBER DEFENCE[Internet]. 2020;7(4 ):59-65. Available from: https://sid.ir/paper/360523/en

    IEEE: Copy

    A. NASERI, and R. Jozpiri, “Designing Systolic Array for SL0 Algorithm Implementation,” JOURNAL OF ELECTRONIC AND CYBER DEFENCE, vol. 7, no. 4 , pp. 59–65, 2020, [Online]. Available: https://sid.ir/paper/360523/en

    Related Journal Papers

    Related Seminar Papers

  • No record.
  • Related Plans

  • No record.
  • Recommended Workshops






    Move to top
    telegram sharing button
    whatsapp sharing button
    linkedin sharing button
    twitter sharing button
    email sharing button
    email sharing button
    email sharing button
    sharethis sharing button