A New Highly Accurate Translinear Based CMOS Multiplier in Current Mode with Low Power Dissipation

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Aghaei T.; Naderi Saatlo A.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: TABRIZ JOURNAL OF ELECTRICAL ENGINEERING Year:2020 | Volume:50 | Issue:2 (92) Page(s): 517-529

Download Full-Text

Persian Verion

View:

385

Download:

Cites:

Information Journal Paper

Title

A New Highly Accurate Translinear Based CMOS Multiplier in Current Mode with Low Power Dissipation

Author(s)

Aghaei T. | Naderi Saatlo A. | Issue Writer Certificate

Keywords

Analog multipliersQ1

translinear loopQ1

body effectQ1

four-quadrantQ1

power consumptionQ1

bandwidthQ2

Abstract

This paper deals with a new strategy for design of analog multiplier which operates in four quadrant. The proposed circuit employs the dual translinear principle with composition of NMOS and PMOS transistors, simultaneously. The important achievements of the circuit are its wide bandwidth, low power consumption as well as the body effect free performance. In order to demonstrate efficiency of the circuit, harmonic distortion analysis due to the mismatch in input signals (IX, IY), transconductance parameters (K) and threshold voltage (Vth) are discussed in detail, and the obtained relations verify the simulation results and indicate the robustness of the circuit in the presence of mismatch. Also, to validate the circuit performance, it is used in two useful applications of amplitude modulator and frequency doubler, and the simulation results of them are presented. Additionally, the Monte Carlo analysis for transistor parameters as well as the temperature variation results demonstrate stable performance of the circuit. This circuit is designed and simulated using HSPICE software with TSMC and level 49 parameters (BSIM3v3) in 180nm technology. The simulation results demonstrate a linearity error of 0. 69%, a THD of 1. 05% in 1MHz, a-3dB bandwidth of 1. 17GHz and a maximum power consumption of 93μ W.

Cites

No record.

References

No record.

Cite

APA: Copy

Aghaei, T., & Naderi Saatlo, A.. (2020). A New Highly Accurate Translinear Based CMOS Multiplier in Current Mode with Low Power Dissipation. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, 50(2 (92) ), 517-529. SID. https://sid.ir/paper/384849/en

Vancouver: Copy

Aghaei T., Naderi Saatlo A.. A New Highly Accurate Translinear Based CMOS Multiplier in Current Mode with Low Power Dissipation. TABRIZ JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2020;50(2 (92) ):517-529. Available from: https://sid.ir/paper/384849/en

IEEE: Copy

T. Aghaei, and A. Naderi Saatlo, “A New Highly Accurate Translinear Based CMOS Multiplier in Current Mode with Low Power Dissipation,” TABRIZ JOURNAL OF ELECTRICAL ENGINEERING, vol. 50, no. 2 (92) , pp. 517–529, 2020, [Online]. Available: https://sid.ir/paper/384849/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops