A Task Scheduling and Mapping Approach to Enhance the Main Design Challenges of Multiprocessor Systems on Chip

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

ABDI A.; Zarandi H.R.; JALILIAN SH.

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR Year:2020 | Volume:18 | Issue:3 Page(s): 222-230

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

462

Download:

Cites:

Information Journal Paper

Title

A Task Scheduling and Mapping Approach to Enhance the Main Design Challenges of Multiprocessor Systems on Chip

Author(s)

ABDI A. | Zarandi H.R. | JALILIAN SH. | Issue Writer Certificate

Keywords

Multiprocessor systemsQ1

schedulingQ1

reliabilityQ1

power consumptionQ1

temperatureQ1

multi-objective optimizationQ1

Pareto frontQ1

Abstract

In this paper, a static task scheduling and mapping heuristic approach to optimize execution time, reliability, power and temperature of Multiprocessor systems on chip is presented. This method is proposed based on the list scheduling approach and utilized task replication, dynamic voltage and frequency scaling, and adding cooling slacks to improve reliability, power consumption and temperature to expand the design space and explore the solution set more efficiently. Due to the existing trade-offs among the considered parameters and their optimization, the optimization process is complicated and our proposed method is used the Pareto front generation technique. Moreover, our proposed method, models the objectives comprehensively to consider their dependency. Several experiments are performed to demonstrate the performance and capability of the proposed method in joint optimization of the parameters and extracting the proper solution set. Compared to the previous research, our proposed method outperforms them in optimizing the considered design parameters and its results is 19% better averagely than an efficient studied heuristic method.

Cites

No record.

References

No record.

Cite

APA: Copy

ABDI, A., Zarandi, H.R., & JALILIAN, SH.. (2020). A Task Scheduling and Mapping Approach to Enhance the Main Design Challenges of Multiprocessor Systems on Chip. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, 18(3 ), 222-230. SID. https://sid.ir/paper/409307/en

Vancouver: Copy

ABDI A., Zarandi H.R., JALILIAN SH.. A Task Scheduling and Mapping Approach to Enhance the Main Design Challenges of Multiprocessor Systems on Chip. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR[Internet]. 2020;18(3 ):222-230. Available from: https://sid.ir/paper/409307/en

IEEE: Copy

A. ABDI, H.R. Zarandi, and SH. JALILIAN, “A Task Scheduling and Mapping Approach to Enhance the Main Design Challenges of Multiprocessor Systems on Chip,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, vol. 18, no. 3 , pp. 222–230, 2020, [Online]. Available: https://sid.ir/paper/409307/en

Related Journal Papers