DESIGN AND ANALYSIS OF THREE NEW SRAM CELLS

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

EBRAHIMI AMIR; KARGARAN EHSAN; GOLMAKANI ABBAS

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Majlesi Journal of Electrical Engineering Year:2012 | Volume:6 | Issue:4 (23) Page(s): 30-38

Download Full-Text

View:

303

Download:

240

Cites:

Information Journal Paper

Title

DESIGN AND ANALYSIS OF THREE NEW SRAM CELLS

Author(s)

EBRAHIMI AMIR | KARGARAN EHSAN | GOLMAKANI ABBAS | Issue Writer Certificate

Keywords

SRAM

STATIC NOISE MARGIN (SNM)

POWER

ACCESS TIME

LEAKAGE CURRENT

Abstract

Three new SRAM cells are proposed in this paper. Increasing area overhead is the major concern in SRAM design.One of the new structures is included four transistors instead of six transistors as it is used in conventional 6T-SRAM cell for very high density embedded SRAM applications. The structure of proposed SRAM employs one word-line and one bit-line during Read/Write operation. The new SRAM cell has smaller size, LEAKAGE CURRENT and POWER dissipation in contrast of a conventional six transistor SRAMs. A proposed 4T-SRAM cell has been simulated for 256 cells per bit-line and 128 columns cell for supply voltage of 1.2V. Furthermore, two other new structures are included 10 and 11 transistors. These new structures have been separate read and write process by changing in the structure of conventional 6T SRAM to achieve high Static Noise Margin (SNM). Using 10T and 11T SRAM cells lead to apply 512 cells per bit-line by reducing LEAKAGE CURRENT technique, while the cell is unavailable.128 columns cell array has been built to measure the operation of SRAM cell. To have low POWER dissipation, the supply voltage for 10T and 11T are chosen 0.32V and 0.27V, respectively. Proposed SRAM uses one read bit-line during read operation. Simulation results have been confirmed by HSPICE in 0.13um process.

Cites

No record.

References

No record.

Cite

APA: Copy

EBRAHIMI, AMIR, KARGARAN, EHSAN, & GOLMAKANI, ABBAS. (2012). DESIGN AND ANALYSIS OF THREE NEW SRAM CELLS. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, 6(4 (23)), 30-38. SID. https://sid.ir/paper/625200/en

Vancouver: Copy

EBRAHIMI AMIR, KARGARAN EHSAN, GOLMAKANI ABBAS. DESIGN AND ANALYSIS OF THREE NEW SRAM CELLS. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2012;6(4 (23)):30-38. Available from: https://sid.ir/paper/625200/en

IEEE: Copy

AMIR EBRAHIMI, EHSAN KARGARAN, and ABBAS GOLMAKANI, “DESIGN AND ANALYSIS OF THREE NEW SRAM CELLS,” MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, vol. 6, no. 4 (23), pp. 30–38, 2012, [Online]. Available: https://sid.ir/paper/625200/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops