Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

NATH D.; Pradhan s.n.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: International Journal of Engineering Year:2018 | Volume:31 | Issue:9 (TRANSACTIONS C: Aspects) Page(s): 1546-1552

Download Full-Text

View:

200

Download:

Cites:

Information Journal Paper

Title

Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit

Author(s)

NATH D. | Pradhan s.n. | Issue Writer Certificate

Keywords

Architecture

Power-gating

Data-retention

Leakage

Noise

Low-dropout Voltage

Abstract

The presence of package inductance induces large voltage fluctuation (bounce Noise) on the power rail during power down to power up transition in the power gating circuit that may cause unwanted transitions in neighboring circuits. In this work, a power gating Architecture is developed for minimizing power in active mode. Noise for the Architecture has also been analyzed. The effect of various Noise minimization approaches for reducing power supply Noise have been evaluated in power gating Architecture. A new concept of Noise minimization technique using Low Dropout Voltage Regulator has been proposed in this paper. The amount of charge in the internal nodes that passes through the sleep transistor during the wake-up transition has been controlled by the proposed Noise minimization techniques. The Low Dropout Voltage Regulator is designed with a target of reducing bounce Noise by minimizing voltage fluctuations on the power rail. Low Noise active mode power gating Architectures have been designed in Synopsys Custom Designer tool at iPDK 90nm technology. Saving of Noise at the power supply rail has been observed up to 99%.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

NATH, D., & Pradhan, s.n.. (2018). Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit. INTERNATIONAL JOURNAL OF ENGINEERING, 31(9 (TRANSACTIONS C: Aspects)), 1546-1552. SID. https://sid.ir/paper/722465/en

Vancouver: Copy

NATH D., Pradhan s.n.. Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit. INTERNATIONAL JOURNAL OF ENGINEERING[Internet]. 2018;31(9 (TRANSACTIONS C: Aspects)):1546-1552. Available from: https://sid.ir/paper/722465/en

IEEE: Copy

D. NATH, and s.n. Pradhan, “Low Dropout Based Noise Minimization of Active Mode Power Gated Circuit,” INTERNATIONAL JOURNAL OF ENGINEERING, vol. 31, no. 9 (TRANSACTIONS C: Aspects), pp. 1546–1552, 2018, [Online]. Available: https://sid.ir/paper/722465/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops