Performance Analysis of High Speed Radix-4 Booth Encoders in CMOS Technology

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Sharifi Gharabaghlo Nader; Moradi Khaneshan Tohid

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Majlesi Journal of Electrical Engineering Year:2019 | Volume:13 | Issue:3 Page(s): 49-57

Download Full-Text

View:

188

Download:

389

Cites:

Information Journal Paper

Title

Performance Analysis of High Speed Radix-4 Booth Encoders in CMOS Technology

Author(s)

Sharifi Gharabaghlo Nader | Moradi Khaneshan Tohid | Issue Writer Certificate

Keywords

Parallel Multiplier

Booth Encoder

Radix-4

High Speed

Abstract

This review paper deals with performance analysis of the published works for circuit level realization of Radix-4 Booth Encoder/decoders. Starting from general concept of Booth algorithm in brief form, the conventional truth table is discussed. Subsequently, the modifications which led to the circuit level implementations along with the complete and comparative analysis for the selected works, is provided. Simulations using HSPICE for TSMC 0. 18μ m CMOS technology and 1. 8V power supply have been performed for comparing these works. Considering the required optimizations applied to the mentioned works, it can be deduced that 1. 5 XOR gate level delay is reachable for Radix-4 Booth encoding scheme while the output waveforms are free of any glitches. The optimized version of Booth Encoder has been embedded in a 16x16 bit Parallel Multiplier in which, the measured latency after post layout simulations is 1992ps; which demonstrates the high potential of chosen Radix-4 Booth encoding scheme for utilization in High Speed Parallel Multipliers.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

Sharifi Gharabaghlo, Nader, & Moradi Khaneshan, Tohid. (2019). Performance Analysis of High Speed Radix-4 Booth Encoders in CMOS Technology. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, 13(3), 49-57. SID. https://sid.ir/paper/730338/en

Vancouver: Copy

Sharifi Gharabaghlo Nader, Moradi Khaneshan Tohid. Performance Analysis of High Speed Radix-4 Booth Encoders in CMOS Technology. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2019;13(3):49-57. Available from: https://sid.ir/paper/730338/en

IEEE: Copy

Nader Sharifi Gharabaghlo, and Tohid Moradi Khaneshan, “Performance Analysis of High Speed Radix-4 Booth Encoders in CMOS Technology,” MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, vol. 13, no. 3, pp. 49–57, 2019, [Online]. Available: https://sid.ir/paper/730338/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops