Design of Low-Area, Low-Power and High-Speed Comparator in 65 nm FinFET Technology

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Sabzevari Navid; YOUSEFI MOHAMMAD REZA; Zanjani S. Mohammad Ali

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF COMMUNICATION ENGINEERING Year:2022 | Volume:11 | Issue:44 Page(s): 9-17

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

420

Download:

142

Cites:

Information Journal Paper

Title

Design of Low-Area, Low-Power and High-Speed Comparator in 65 nm FinFET Technology

Author(s)

Sabzevari Navid | YOUSEFI MOHAMMAD REZA | Zanjani S. Mohammad Ali | Issue Writer Certificate

Keywords

Comparator

FinFET

High-speed

Low-area

Low-power

Abstract

In the present study, a new Low-power and High-speed Comparator circuit is designed in 65 nm fin field-effect transistor (FinFET) technology. Moreover, by properly using the capabilities of FinFET technology, the number of transistors is reduced, and subsequently, a smaller area is occupied. Replacing MOSFET transistors with FinFETs reduces the delay and power consumption of the circuit, so the overall performance is improved. The first innovation of the proposed design is that to reduce the size and power consumption, two transistors were removed and the back gates of two transistors were cross-coupled. The second innovation is the connection of back gates to other suitable points of the circuit that increase the speed of comparison. In this study, a supply voltage of 0. 8 V is applied to the circuit to show that the proposed modifications with FinFET reduce the delay to 272 ps and power consumption to 6. 7 μ W.

Cites

No record.

References

No record.

Cite

APA: Copy

Sabzevari, Navid, YOUSEFI, MOHAMMAD REZA, & Zanjani, S. Mohammad Ali. (2022). Design of Low-Area, Low-Power and High-Speed Comparator in 65 nm FinFET Technology. JOURNAL OF COMMUNICATION ENGINEERING, 11(44 ), 9-17. SID. https://sid.ir/paper/963726/en

Vancouver: Copy

Sabzevari Navid, YOUSEFI MOHAMMAD REZA, Zanjani S. Mohammad Ali. Design of Low-Area, Low-Power and High-Speed Comparator in 65 nm FinFET Technology. JOURNAL OF COMMUNICATION ENGINEERING[Internet]. 2022;11(44 ):9-17. Available from: https://sid.ir/paper/963726/en

IEEE: Copy

Navid Sabzevari, MOHAMMAD REZA YOUSEFI, and S. Mohammad Ali Zanjani, “Design of Low-Area, Low-Power and High-Speed Comparator in 65 nm FinFET Technology,” JOURNAL OF COMMUNICATION ENGINEERING, vol. 11, no. 44 , pp. 9–17, 2022, [Online]. Available: https://sid.ir/paper/963726/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops