ARASP: An ASIP Processor for Automated Reversible Logic Synthesis

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Kalantari Zeinab; Gerami Marzieh; ESHGHI MOHAMMAD

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Journal of Information Systems and Telecommunication Year:2022 | Volume:10 | Issue:4 (40) Page(s): 279-286

Download Full-Text

View:

Download:

Cites:

Information Journal Paper

Title

ARASP: An ASIP Processor for Automated Reversible Logic Synthesis

Author(s)

Kalantari Zeinab | Gerami Marzieh | ESHGHI MOHAMMAD | Issue Writer Certificate

Keywords

Reversible logic

Optimization Algorithms

Application Specific Instruction Set Processors

ASIP

RTL

Abstract

Reversible logic has been emerged as a promising computing paradigm to design low power circuits in recent years. The synthesis of reversible circuits is very different from that of non-reversible circuits. Many researchers are studying methods for synthesizing reversible combinational logic. Some automated Reversible logic synthesis methods use Optimization Algorithms Optimization Algorithms are used in some automated Reversible logic synthesis techniques. In these methods, the process of finding a circuit for a given function is a very time-consuming task, so it’, s better to design a processor which speeds up the process of synthesis. Application Specific Instruction Set Processors (ASIP) can benefit the advantages of both custom ASIC chips and general DSP chips. In this paper, a new architecture for automatic Reversible logic synthesis based on an Application Specific Instruction Set Processors is presented. The essential purpose of the design was to provide the programmability with the specific necessary instructions for automated synthesis reversible. Our proposed processor that we referred to as ARASP is a 16-bit processor with a total of 47 instructions, which some specific instruction has been set for automated synthesis reversible circuits. ARASP is specialized for automated synthesis of reversible circuits using Genetic Optimization Algorithms. All major components of the design are comprehensively discussed within the processor core. The set of instructions is provided in the Register Transform Language completely. Afterward, the VHDL code is used to test the proposed architecture.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

Kalantari, Zeinab, Gerami, Marzieh, & ESHGHI, MOHAMMAD. (2022). ARASP: An ASIP Processor for Automated Reversible Logic Synthesis. JOURNAL OF INFORMATION SYSTEMS AND TELECOMMUNICATION (JIST), 10(4 (40)), 279-286. SID. https://sid.ir/paper/1005087/en

Vancouver: Copy

Kalantari Zeinab, Gerami Marzieh, ESHGHI MOHAMMAD. ARASP: An ASIP Processor for Automated Reversible Logic Synthesis. JOURNAL OF INFORMATION SYSTEMS AND TELECOMMUNICATION (JIST)[Internet]. 2022;10(4 (40)):279-286. Available from: https://sid.ir/paper/1005087/en

IEEE: Copy

Zeinab Kalantari, Marzieh Gerami, and MOHAMMAD ESHGHI, “ARASP: An ASIP Processor for Automated Reversible Logic Synthesis,” JOURNAL OF INFORMATION SYSTEMS AND TELECOMMUNICATION (JIST), vol. 10, no. 4 (40), pp. 279–286, 2022, [Online]. Available: https://sid.ir/paper/1005087/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops