Design of Low Power Full-Adder Circuit using Quantum-dot Cellular Automata

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Motalebi Faezeh; Sayedsalehi Samira

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: International Journal of Industrial Electronics, Control and Optimization Year:2022 | Volume:5 | Issue:1 Page(s): 99-108

Download Full-Text

View:

Download:

Cites:

Information Journal Paper

Title

Design of Low Power Full-Adder Circuit using Quantum-dot Cellular Automata

Author(s)

Motalebi Faezeh | Sayedsalehi Samira | Issue Writer Certificate

Keywords

Computational circuits

Full adder

Majority gate

Quantum cellular automata

Abstract

Quantum-dot Cellular Automata (QCA) is a new technology for eliminating some of the problems of existing technologies such as CMOS. Some of the key advantages of QCA are an intersection of wires in the same plane, high speed, small area, power consumption, complexity and low cost. Employing a three-input Majority gate, a five-input Majority gate and three logic gates, this study presents a full-adder circuit in a single layer which for higher efficiency and avoiding much complexity and based on the function of the intended full-adder circuit, the five-input gate is proposed. The proposed full-adder circuit and the proposed ripple adder circuit are compared with previous designs regarding complexity, number of cells, and area and the results are reported. Moreover, proposed circuits’ power consumption has been calculated by using QCApro. These results indicate that the proposed Full adder design in comparison with previous similar design achieved 36%, 20% and 4.4% reduction in the number of cells, latency and power consumption, respectively.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans