Class-C VCO with Bias Regulator Circuitry for Enhanced Oscillation Swing and Robust Start-Up

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Haghdoost Samaneh; Torkzadeh Puya; Chahardori Mohammad

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: TABRIZ JOURNAL OF ELECTRICAL ENGINEERING Year:2023 | Volume:53 | Issue:1 Page(s): 9-23

Download Full-Text

Persian Verion

View:

Download:

Cites:

Information Journal Paper

Title

Class-C VCO with Bias Regulator Circuitry for Enhanced Oscillation Swing and Robust Start-Up

Author(s)

Haghdoost Samaneh | Torkzadeh Puya | Chahardori Mohammad | Issue Writer Certificate

Keywords

class-C LC oscillatorQ4

Bias regulator circuitryQ4

phase noiseQ4

Robust start-upQ4

Abstract

A novel Bias regulator circuitry is introduced for the class-C LC-VCO in this paper, that results in reduced phase noise and amplitude-enhanced and more robustness of start-up than conventional class-C VCO. Setting the bias voltage is such that in the start-up, Vbias to be larger than the threshold voltage and provide a safe start-up, then in the steady state oscillation, it goes less than Vth and increases the maximum oscillation amplitude. In the proposed bias circuitry, by combining the ring oscillator circuit and a rectifier and two inverters in the first stage, a step voltage signal is created which changes from 0 to VDD and then by applying it to the second stage and the switching operation of the transistors in this stage, the appropriate Vbias is provided. The proposed VCO is implemented in RF 0.18um CMOS process and is simulated by Cadence. Based on the post layout simulations results, the phase noise of the proposed VCO is -121.3dBc/Hz at 1MHz offset frequency from a 5GHz carrier and the power consumption is 2mW, resulting in a FoM of 192.24dBc/Hz.

Cites

No record.

References

No record.

Cite

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops