Soft Error Tolerant Design of Combinational Circuits using a Local Logic Substitution Scheme

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Rohanipour MohammadReza; Ghavami Behnam; Raji Mohsen

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: ELECTRONIC INDUSTRIES Year:2017 | Volume:8 | Issue:2 Page(s): 57-72

Download Full-Text

Persian Verion

View:

453

Download:

Cites:

Information Journal Paper

Title

Soft Error Tolerant Design of Combinational Circuits using a Local Logic Substitution Scheme

Author(s)

Rohanipour MohammadReza | Ghavami Behnam | Raji Mohsen | Issue Writer Certificate

Keywords

Soft ErrorQ1

Combinational CircuitQ1

Logical MaskingQ1

Soft Error Rate (SER)Q1

Abstract

In this paper, a re-synthesize technique based on the local logical replacement in order to reduce the Soft Error rate of Combinational Circuits is proposed. The proposed method provides an innovative technique to increase the Logical Masking probability considering the area overhead. In this technique, at first, using an extended Quine-McCluskey (QM) method, the sub-circuits be extracted from the main circuit; while, different implementation carried out on the extracted sub-circuits. In order to choose the best alternative among the different implementations of a sub-circuit with the lowest Soft Error rate, a new parameter named as Global Failure Probability (GFP) is introduced. Experimental results on some ISCAS’ 85 benchmarks show that, on average, a probability of circuit failure reduction of 17. 75% is achieved compared to the original circuit. The average area overhead is 5. 39% of the original circuit.

Cites

No record.

References

No record.

Cite

APA: Copy

Rohanipour, MohammadReza, Ghavami, Behnam, & Raji, Mohsen. (2017). Soft Error Tolerant Design of Combinational Circuits using a Local Logic Substitution Scheme. ELECTRONIC INDUSTRIES, 8(2 ), 57-72. SID. https://sid.ir/paper/229622/en

Vancouver: Copy

Rohanipour MohammadReza, Ghavami Behnam, Raji Mohsen. Soft Error Tolerant Design of Combinational Circuits using a Local Logic Substitution Scheme. ELECTRONIC INDUSTRIES[Internet]. 2017;8(2 ):57-72. Available from: https://sid.ir/paper/229622/en

IEEE: Copy

MohammadReza Rohanipour, Behnam Ghavami, and Mohsen Raji, “Soft Error Tolerant Design of Combinational Circuits using a Local Logic Substitution Scheme,” ELECTRONIC INDUSTRIES, vol. 8, no. 2 , pp. 57–72, 2017, [Online]. Available: https://sid.ir/paper/229622/en

Related Journal Papers