مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

video

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

sound

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Version

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

View:

454
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Download:

203
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Cites:

Information Journal Paper

Title

ASIC DESIGN PROTECTION AGAINST REVERSE ENGINEERING DURING THE FABRICATION PROCESS USING AUTOMATIC NETLIST OBFUSCATION DESIGN FLOW

Pages

  93-104

Abstract

 Fab-less business model in semiconductor industry has led to serious concerns about trustworthy hardware. In untrusted foundries and manufacturing companies, submitted layout may be analyzed and reverse engineered to steal the information of a design or insert malicious Trojans. Understanding the netlist topology is the ultimate goal of the REVERSE ENGINEERING process. In this paper, we propose a NETLIST ENCRYPTION mechanism to hide the interconnect topology inside an IC. Moreover, new special standard cells (Wire Scrambling cells) are designed to play the role of NETLIST ENCRYPTION. Furthermore, a design flow is proposed to insert the WS-cells inside the netlist with the aim of maximum OBFUSCATION and minimum overhead. It is worth noting that this mechanism is fully automated with no need to detail information of the functionality and structure of the design. Our proposed mechanism is implemented in an academic physical design framework (EduCAD). Experimental results show that REVERSE ENGINEERING can be hindered considerably in cost of negligible overheads by 23% in area, 3.25% in delay and 14.5% in total wire length. REVERSE ENGINEERING is evaluated by brute-force attack, and the learned information is 0% and the Hamming distance is approximately 50%.

Cites

  • No record.
  • References

  • No record.
  • Cite

    APA: Copy

    ZAMANZADEH, SHARAREH, & JAHANIAN, ALI. (2016). ASIC DESIGN PROTECTION AGAINST REVERSE ENGINEERING DURING THE FABRICATION PROCESS USING AUTOMATIC NETLIST OBFUSCATION DESIGN FLOW. THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 8(2 ), 93-104. SID. https://sid.ir/paper/241779/en

    Vancouver: Copy

    ZAMANZADEH SHARAREH, JAHANIAN ALI. ASIC DESIGN PROTECTION AGAINST REVERSE ENGINEERING DURING THE FABRICATION PROCESS USING AUTOMATIC NETLIST OBFUSCATION DESIGN FLOW. THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY[Internet]. 2016;8(2 ):93-104. Available from: https://sid.ir/paper/241779/en

    IEEE: Copy

    SHARAREH ZAMANZADEH, and ALI JAHANIAN, “ASIC DESIGN PROTECTION AGAINST REVERSE ENGINEERING DURING THE FABRICATION PROCESS USING AUTOMATIC NETLIST OBFUSCATION DESIGN FLOW,” THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, vol. 8, no. 2 , pp. 93–104, 2016, [Online]. Available: https://sid.ir/paper/241779/en

    Related Journal Papers

    Related Seminar Papers

  • No record.
  • Related Plans

  • No record.
  • Recommended Workshops






    Move to top
    telegram sharing button
    whatsapp sharing button
    linkedin sharing button
    twitter sharing button
    email sharing button
    email sharing button
    email sharing button
    sharethis sharing button