Design and Implementation of a Physically Unclonable Function on FPGA

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

MADADI E.; MASOUMI M.; DEHGHAN A.; CHAMAN MOTLAGH A.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF ELECTRONIC AND CYBER DEFENCE Year:2019 | Volume:6 | Issue:4 (24) Page(s): 23-32

Download Full-Text

Persian Verion

View:

492

Download:

Cites:

Information Journal Paper

Title

Design and Implementation of a Physically Unclonable Function on FPGA

Author(s)

MADADI E. | MASOUMI M. | DEHGHAN A. | CHAMAN MOTLAGH A. | Issue Writer Certificate

Keywords

Hardware SecurityQ1

Physically Unclonable FunctionQ1

FPGA ImplementationQ1

Abstract

One of the challenges in the Hardware Security is withstanding cloning and hardware duplication. In fact this attack aims hardware originality so the defense mechanism should be different from common system security and algorithm protection. Applying Physically Unclonable Functions (PUFs) is one of the most effective protection methods. Physically Unclonable Functions (PUFs) are functions that generate a set of random responses when stimulated by a set of pre-defined requests or challenges. Since these challenge-response schemes extract hidden parameters of complex physical unpredictable properties of substrate materials, such as delay of interconnections and wiring in the CMOS process and devices, they are called Physically Unclonable Functions. They are mainly used for electronic security purposes such as hardware verification and/or device authentication mechanisms, protection of sensitive intellectual property (IP) on devices and protection against insecure hardware connections and communications. PUF-based security mechanisms have some obvious advantages compared to traditional cryptography-based techniques, including more resistance against physical and side channel attacks and suitability for lightweight devices such as RFIDs. In FPGA devices, PUFs are instantiated by exploiting the propagation delay differences of signals caused by manufacturing process variations. However, real implementation of PUFs on FPGAs is a big challenge given the fact that the resources inside FPGAs are limited, and that it is not easy to simulate the behavior of PUF using existing software tools. In addition, there are a few articles that explain details of the implementation of PUFs on FPGAs. In practice, it usually takes a long time to get a simple PUF to work both in simulations and on board. In this work, we describe a practical realization of a ring-oscillator based PUF on Xilinx FPGAs and illustrate how such architecture is mapped into some FPGAs from this device family. Using this architecture, we obtain a unique 10-bit code which can be used to identify a chip between many similar devices of the same family in order to provide a reliable access control and authentication mechanism. Simulations are carried out using a dual core computer with 2 GHz clock frequency and 4 GBytes RAM memory.

Cites

No record.

References

No record.

Cite

APA: Copy

MADADI, E., MASOUMI, M., DEHGHAN, A., & CHAMAN MOTLAGH, A.. (2019). Design and Implementation of a Physically Unclonable Function on FPGA. JOURNAL OF ELECTRONIC AND CYBER DEFENCE, 6(4 (24) ), 23-32. SID. https://sid.ir/paper/243146/en

Vancouver: Copy

MADADI E., MASOUMI M., DEHGHAN A., CHAMAN MOTLAGH A.. Design and Implementation of a Physically Unclonable Function on FPGA. JOURNAL OF ELECTRONIC AND CYBER DEFENCE[Internet]. 2019;6(4 (24) ):23-32. Available from: https://sid.ir/paper/243146/en

IEEE: Copy

E. MADADI, M. MASOUMI, A. DEHGHAN, and A. CHAMAN MOTLAGH, “Design and Implementation of a Physically Unclonable Function on FPGA,” JOURNAL OF ELECTRONIC AND CYBER DEFENCE, vol. 6, no. 4 (24) , pp. 23–32, 2019, [Online]. Available: https://sid.ir/paper/243146/en

Related Journal Papers