ON-CHIP INTERCONNECTION NETWORK WITH AN EFFICIENT PARALLEL BUFFER STRUCTURE AND GENERIC TRAFFIC MODEL

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

BAHN J.H.; BAGHERZADEH N.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Scientia Iranica Year:2009 | Volume:16 | Issue:2 (TRANSACTIONS D: COMPUTER SCIENCE AND ENGINEERING) Page(s): 104-118

Download Full-Text

View:

701

Download:

2,241

Cites:

Information Journal Paper

Title

ON-CHIP INTERCONNECTION NETWORK WITH AN EFFICIENT PARALLEL BUFFER STRUCTURE AND GENERIC TRAFFIC MODEL

Author(s)

BAHN J.H. | BAGHERZADEH N. | Issue Writer Certificate

Keywords

NETWORK-ON-CHIP

VIRTUAL CHANNEL

PARALLEL BUFFER

ROUTER

GENERIC TRAFFIC MODE

Abstract

In this paper, we present two important topics indirectly related to the design and simulated analysis of NETWORK-ON-CHIP (NoC) architectures. In order to enhance the performance of the baseline ROUTER to achieve maximum throughput, a new PARALLEL BUFFER architecture and its management scheme are introduced. By adopting an adjustable architecture that integrates a PARALLEL BUFFER with each incoming port, the design complexity and its utilization can be optimized. By utilizing simulation-based performance evaluation and comparison with previous NoC architectures, its efficiency and superiority are proven. One of the key areas of research addressed in this work is to find more realistic traffic models in order to properly test the buffer management schemes proposed in this work. Therefore, we introduce a GENERIC TRAFFIC MODEl for on-chip interconnection networks that is superior to previous techniques for NoC architectural performance evaluation. Our traffic model is based on three empirically-derived statistical characteristics using temporal and spatial distributions. With captured parameters, accurate traffic patterns can be generated recursively to show similar statistical characteristics of the observed on-chip networks.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

BAHN, J.H., & BAGHERZADEH, N.. (2009). ON-CHIP INTERCONNECTION NETWORK WITH AN EFFICIENT PARALLEL BUFFER STRUCTURE AND GENERIC TRAFFIC MODEL. SCIENTIA IRANICA, 16(2 (TRANSACTIONS D: COMPUTER SCIENCE AND ENGINEERING)), 104-118. SID. https://sid.ir/paper/289863/en

Vancouver: Copy

BAHN J.H., BAGHERZADEH N.. ON-CHIP INTERCONNECTION NETWORK WITH AN EFFICIENT PARALLEL BUFFER STRUCTURE AND GENERIC TRAFFIC MODEL. SCIENTIA IRANICA[Internet]. 2009;16(2 (TRANSACTIONS D: COMPUTER SCIENCE AND ENGINEERING)):104-118. Available from: https://sid.ir/paper/289863/en

IEEE: Copy

J.H. BAHN, and N. BAGHERZADEH, “ON-CHIP INTERCONNECTION NETWORK WITH AN EFFICIENT PARALLEL BUFFER STRUCTURE AND GENERIC TRAFFIC MODEL,” SCIENTIA IRANICA, vol. 16, no. 2 (TRANSACTIONS D: COMPUTER SCIENCE AND ENGINEERING), pp. 104–118, 2009, [Online]. Available: https://sid.ir/paper/289863/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops