High-Speed and Low-Power Flash ADCs Encoder

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

SOLEIMANI M.; Toofan S.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: IRANIAN JOURNAL OF ELECTRICAL AND ELECTRONIC ENGINEERING Year:2018 | Volume:4 | Issue:3 Page(s): 236-244

Download Full-Text

View:

171

Download:

120

Cites:

Information Journal Paper

Title

High-Speed and Low-Power Flash ADCs Encoder

Author(s)

SOLEIMANI M. | Toofan S. | Issue Writer Certificate

Keywords

Flash ADC

Encoder

Thermometer Code

Bubble Error

Abstract

This paper presents a high-speed, low-power and low area Encoder for implementation of Flash ADCs. Key technique for design of this Encoder is performed by convert the conventional 1-of-N Thermometer Code to 2-of-M codes (M = ¾ N). The proposed Encoder is composed from two-stage; in the first stage, Thermometer Code are converted to 2-of-M codes by used 2-input AND and 4-input compound AND-OR gates. In the second stage by two ROM Encoders, 2-of-M codes determine n-1 MSB bits and one LSB bit. The advantages of the proposed Encoder rather than other similar works are high speed, low power consumption, low active area, and low latency with same Bubble Error removing capability. To demonstrate the mention specifications, 5-bit Flash ADCs with conventional and proposed Encoders in their Encoder blocks, are simulated at 2-GS/s and 3. 5-GS/s sampling rates in 0. 18-μ m CMOS process. Simulation results show that the ENOB of Flash ADCs with conventional and proposed Encoders are equal. In this case, the proposed Encoder outputs are determined almost 30-ps faster rather than the conventional Encoder at 2-GS/s. Also, the power consumptions of the conventional and proposed Encoders were 17. 94-mW and 11. 74-mW at 3. 5-GS/s sampling rate from a 1. 8-V supply, respectively. Corresponding, latencies of the conventional and proposed Encoders were 3 and 2 clock cycles. In this case, number of TSPC D-FFs and logic gates of the proposed Encoder is decreased almost 39% compared to the conventional Encoder.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

SOLEIMANI, M., & Toofan, S.. (2018). High-Speed and Low-Power Flash ADCs Encoder. IRANIAN JOURNAL OF ELECTRICAL AND ELECTRONIC ENGINEERING, 4(3), 236-244. SID. https://sid.ir/paper/299968/en

Vancouver: Copy

SOLEIMANI M., Toofan S.. High-Speed and Low-Power Flash ADCs Encoder. IRANIAN JOURNAL OF ELECTRICAL AND ELECTRONIC ENGINEERING[Internet]. 2018;4(3):236-244. Available from: https://sid.ir/paper/299968/en

IEEE: Copy

M. SOLEIMANI, and S. Toofan, “High-Speed and Low-Power Flash ADCs Encoder,” IRANIAN JOURNAL OF ELECTRICAL AND ELECTRONIC ENGINEERING, vol. 4, no. 3, pp. 236–244, 2018, [Online]. Available: https://sid.ir/paper/299968/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops