Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

video

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

sound

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Version

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

View:

337
Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Download:

139
Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Cites:

Information Journal Paper

Title

A LOW-POWER AND LOW-ENERGY 1-BIT FULL ADDER CELL USING 32NM CNFET TECHNOLOGY NODE

Pages

  115-125

Keywords

CARBON NANOTUBE FIELD-EFFECT TRANSISTOR (CNFET) 

Abstract

 Full adder cell is often placed in the critical path of other circuits. Therefore it plays an important role in determining the entire performance of digital system. Moreover, portable electronic systems rely on battery and low-power design is another concern. In conclusion it is a vital task to design high-performance and low-power FULL ADDER cells. Since delay opposes against power consumption, we focus on Power-Delay Product (PDP) as a figure of merit. In this paper using carbon nanotube field-effect transistors (CNFETs) a novel LOW POWER and low PDP 1-bit FULL ADDER cell is proposed. The novel cell is based on capacitive threshold logic (CTL) and to strengthen its internal signals transmission gates (TGs) are applied. Using both CTL and TG techniques lead to achieving LOW POWER consumption FULL ADDER cell. Intensive simulations with 32nm technology node using Synopsys HSPICE with regard to different power supplies, temperatures, output loads, and operating frequencies are performed. All simulations confirm the superiority of the proposed cell compared to other state-of-the-art cells.

Cites

  • No record.

    • References

    Cite

    APA: Copy

    MOHAMMADI, MEYSAM, & SAFAEI MEHRABANI, YAVAR. (2016). A LOW-POWER AND LOW-ENERGY 1-BIT FULL ADDER CELL USING 32NM CNFET TECHNOLOGY NODE. JOURNAL OF ADVANCES IN COMPUTER RESEARCH, 7(2 (24)), 115-125. SID. https://sid.ir/paper/328836/en

    Vancouver: Copy

    MOHAMMADI MEYSAM, SAFAEI MEHRABANI YAVAR. A LOW-POWER AND LOW-ENERGY 1-BIT FULL ADDER CELL USING 32NM CNFET TECHNOLOGY NODE. JOURNAL OF ADVANCES IN COMPUTER RESEARCH[Internet]. 2016;7(2 (24)):115-125. Available from: https://sid.ir/paper/328836/en

    IEEE: Copy

    MEYSAM MOHAMMADI, and YAVAR SAFAEI MEHRABANI, “A LOW-POWER AND LOW-ENERGY 1-BIT FULL ADDER CELL USING 32NM CNFET TECHNOLOGY NODE,” JOURNAL OF ADVANCES IN COMPUTER RESEARCH, vol. 7, no. 2 (24), pp. 115–125, 2016, [Online]. Available: https://sid.ir/paper/328836/en

    Related Journal Papers

  • No record.

    • Related Seminar Papers

  • No record.

    • Related Plans

  • No record.

    • Recommended Workshops






    Move to top