DESIGN AND SIMULATION OF FAULT TOLERANT ALGORITHMS IN NETWORK-ON-CHIP

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

SIYDATI N.; MOHAMMADI K.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Modeling in Engineering Year:2009 | Volume:7 | Issue:16 Page(s): 0-0

Download Full-Text

View:

218

Download:

Cites:

Information Journal Paper

Title

DESIGN AND SIMULATION OF FAULT TOLERANT ALGORITHMS IN NETWORK-ON-CHIP

Author(s)

SIYDATI N. | MOHAMMADI K. | Issue Writer Certificate

Keywords

FAULT TOLERANCE

PERMANENT FAULT

TRANSIENT FAULT NETWORK ON CHIP

ROUTING ALGORITHM

REDUNDANT PACKET

SWITCH

Abstract

Increase of design complexity of assembled circuits, and on the other hand necessity to separation the activity of computational and communicational parts in today chips, drives design way to terminals base on network on chips. As technology scales, FAULT TOLERANCE is becoming a key concern in on-chip communication. Consequently, this work examines fault tolerant communication algorithms for use in the NoC domain, and compares them in terms of the functional parameters.Then introduces a algorithm with purpose of encounter permanent and transient faults with appropriate functional levels. In this manner that against of PERMANENT FAULTs that exist structural in network on chip, packet has a expectation ability and finally return source to find another path and information bits are protected by a cyclic redundancy code (CRC) and SWITCH-to-Switch Error Control Policies (link level), against of transient faults. With appearance of fault, because of existence several sorts of the same packet in network, it will be discarded. Receiver doesn’t need to request of retransmission because it will receive redundant of packet from the same or another path.

Cites

No record.

References

No record.

Cite

APA: Copy

SIYDATI, N., & MOHAMMADI, K.. (2009). DESIGN AND SIMULATION OF FAULT TOLERANT ALGORITHMS IN NETWORK-ON-CHIP. JOURNAL OF MODELING IN ENGINEERING, 7(16), 0-0. SID. https://sid.ir/paper/556863/en

Vancouver: Copy

SIYDATI N., MOHAMMADI K.. DESIGN AND SIMULATION OF FAULT TOLERANT ALGORITHMS IN NETWORK-ON-CHIP. JOURNAL OF MODELING IN ENGINEERING[Internet]. 2009;7(16):0-0. Available from: https://sid.ir/paper/556863/en

IEEE: Copy

N. SIYDATI, and K. MOHAMMADI, “DESIGN AND SIMULATION OF FAULT TOLERANT ALGORITHMS IN NETWORK-ON-CHIP,” JOURNAL OF MODELING IN ENGINEERING, vol. 7, no. 16, pp. 0–0, 2009, [Online]. Available: https://sid.ir/paper/556863/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops