HIGH-PERFORMANCE AND LOW-POWER CLOCK BRANCH SHARING PSEUDO-NMOS LEVEL CONVERTING FLIP-FLOP

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

JUNEJA K.; SINGH N.P.; SHARMA Y.K.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: INTERNATIONAL JOURNAL OF ENGINEERING Year:2013 | Volume:26 | Issue:3 (TRANSACTIONS C: ASPECTS) Page(s): 315-322

Download Full-Text

View:

307

Download:

216

Cites:

Information Journal Paper

Title

HIGH-PERFORMANCE AND LOW-POWER CLOCK BRANCH SHARING PSEUDO-NMOS LEVEL CONVERTING FLIP-FLOP

Author(s)

JUNEJA K. | SINGH N.P. | SHARMA Y.K. | Issue Writer Certificate

Keywords

LOW POWER

LEVEL CONVERSION

FLIP-FLOPS

MULTI-VDD SYSTEMS

Abstract

Multi-supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overhead due to insertion of Level Converting FLIP-FLOPS (LCFF) at the interface from low supply to high-supply clusters to simultaneously perform latching and LEVEL CONVERSION. In this paper, an improved version of clocked pseudo-NMOS LCFF called Clock Branch Sharing pseudo-NMOS LCFF has been proposed, which combines the Conditional Discharge technique, pseudo-NMOS technique and Clock Branch Sharing technique. Based on Simulation results, the proposed flip-flop exhibits up to 32.5% delay reduction and saves power up to 8.1% as compared to clocked pseudo-NMOS LCFF.

Cites

No record.

References

No record.

Cite

APA: Copy

JUNEJA, K., SINGH, N.P., & SHARMA, Y.K.. (2013). HIGH-PERFORMANCE AND LOW-POWER CLOCK BRANCH SHARING PSEUDO-NMOS LEVEL CONVERTING FLIP-FLOP. INTERNATIONAL JOURNAL OF ENGINEERING, 26(3 (TRANSACTIONS C: ASPECTS)), 315-322. SID. https://sid.ir/paper/593094/en

Vancouver: Copy

JUNEJA K., SINGH N.P., SHARMA Y.K.. HIGH-PERFORMANCE AND LOW-POWER CLOCK BRANCH SHARING PSEUDO-NMOS LEVEL CONVERTING FLIP-FLOP. INTERNATIONAL JOURNAL OF ENGINEERING[Internet]. 2013;26(3 (TRANSACTIONS C: ASPECTS)):315-322. Available from: https://sid.ir/paper/593094/en

IEEE: Copy

K. JUNEJA, N.P. SINGH, and Y.K. SHARMA, “HIGH-PERFORMANCE AND LOW-POWER CLOCK BRANCH SHARING PSEUDO-NMOS LEVEL CONVERTING FLIP-FLOP,” INTERNATIONAL JOURNAL OF ENGINEERING, vol. 26, no. 3 (TRANSACTIONS C: ASPECTS), pp. 315–322, 2013, [Online]. Available: https://sid.ir/paper/593094/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops