A NOVEL DESIGN OF REVERSIBLE MULTIPLIER CIRCUIT

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

MOALLEM P.; EHSANPOUR M.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: INTERNATIONAL JOURNAL OF ENGINEERING Year:2013 | Volume:26 | Issue:6 (TRANSACTIONS C: ASPECTS) Page(s): 577-586

Download Full-Text

View:

351

Download:

216

Cites:

Information Journal Paper

Title

A NOVEL DESIGN OF REVERSIBLE MULTIPLIER CIRCUIT

Author(s)

MOALLEM P. | EHSANPOUR M. | Issue Writer Certificate

Keywords

REVERSIBLE CIRCUIT

REVERSIBLE MULTIPLIER

REVERSIBLE GATE

QUANTUM PARAMETERS

Abstract

Adders and multipliers are two main parts of arithmetic units of computer hardware and play important role in reversible computations. This paper introduces a novel reversible 4x4 multiplier circuit that is based on an advanced “Partial Product Generation Circuits” (PPGC) with Peres gates only without duplicating gates. Again, an optimized Peres full adder REVERSIBLE GATE is used in “Reversible Parallel Adder” (RPA) part with accompaniment with the carry save adder technique. Comparison of the proposed design with previous ones shows that the proposed REVERSIBLE MULTIPLIER improves the QUANTUM PARAMETERS. The proposed design shows lower quantum cost and depth with the help of a novel design in PPGC. The circuit cost of the proposed design is a little higher than the best compared design, but the proposed design shows the lowest total cost which is defined as sum of quantum cost and circuit cost. Moreover, the number of gates, garbage input and output has no change regarding to the best compared design. The proposed multiplier can be generalized as an nxn bit multiplication.

Cites

No record.

References

No record.

Cite

APA: Copy

MOALLEM, P., & EHSANPOUR, M.. (2013). A NOVEL DESIGN OF REVERSIBLE MULTIPLIER CIRCUIT. INTERNATIONAL JOURNAL OF ENGINEERING, 26(6 (TRANSACTIONS C: ASPECTS)), 577-586. SID. https://sid.ir/paper/593653/en

Vancouver: Copy

MOALLEM P., EHSANPOUR M.. A NOVEL DESIGN OF REVERSIBLE MULTIPLIER CIRCUIT. INTERNATIONAL JOURNAL OF ENGINEERING[Internet]. 2013;26(6 (TRANSACTIONS C: ASPECTS)):577-586. Available from: https://sid.ir/paper/593653/en

IEEE: Copy

P. MOALLEM, and M. EHSANPOUR, “A NOVEL DESIGN OF REVERSIBLE MULTIPLIER CIRCUIT,” INTERNATIONAL JOURNAL OF ENGINEERING, vol. 26, no. 6 (TRANSACTIONS C: ASPECTS), pp. 577–586, 2013, [Online]. Available: https://sid.ir/paper/593653/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops