DESIGN AND IMPLEMENTATION OF DIGITAL DEMODULATOR FOR FREQUENCY MODULATED CW RADAR

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

MANDAL A.; MISHRA R.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: INTERNATIONAL JOURNAL OF ENGINEERING Year:2014 | Volume:27 | Issue:10 (TRANSACTIONS A: BASICS) Page(s): 1581-1589

Download Full-Text

View:

366

Download:

131

Cites:

Information Journal Paper

Title

DESIGN AND IMPLEMENTATION OF DIGITAL DEMODULATOR FOR FREQUENCY MODULATED CW RADAR

Author(s)

MANDAL A. | MISHRA R. | Issue Writer Certificate

Keywords

FMCW RADAR

DIGITAL DEMODULATION

CORDIC ALGORITHM

DIGITAL PLL

BOXCAR FILTER

FPGA

Abstract

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. In recent times, CORDIC ALGORITHM is turned out to be a huge researched outcome for its easy realizability in on-chip design in the field of vector rotated DSP applications. In this paper, we propose a pipelined CORDIC architecture for DIGITAL DEMODULATION in high performance, low power frequency modulated CW Radar. A complex Digital Phase Locked Loop (DPLL) has been used for DIGITAL DEMODULATION with pipelined CORDIC module as its core processing element. The FPGA implementation of CORDIC based design has been chosen because of its inherent high throughput of system due to its pipelined architecture where latency is reduced in each of the pipelined stage. Substantial amount of resource utilization has been reduced in proposed design. For better loop performance of first order complex DPLL during demodulation, the convergence of the CORDIC architecture is also optimized. Multiplierless BOXCAR FILTER has been incorporated at the final stage of the design for better information recovery from narrow samples with little energy signal and easy realization. Hardware synthesized result using Cadence design tools are presented.

Cites

No record.

References

No record.

Cite

APA: Copy

MANDAL, A., & MISHRA, R.. (2014). DESIGN AND IMPLEMENTATION OF DIGITAL DEMODULATOR FOR FREQUENCY MODULATED CW RADAR. INTERNATIONAL JOURNAL OF ENGINEERING, 27(10 (TRANSACTIONS A: BASICS)), 1581-1589. SID. https://sid.ir/paper/634786/en

Vancouver: Copy

MANDAL A., MISHRA R.. DESIGN AND IMPLEMENTATION OF DIGITAL DEMODULATOR FOR FREQUENCY MODULATED CW RADAR. INTERNATIONAL JOURNAL OF ENGINEERING[Internet]. 2014;27(10 (TRANSACTIONS A: BASICS)):1581-1589. Available from: https://sid.ir/paper/634786/en

IEEE: Copy

A. MANDAL, and R. MISHRA, “DESIGN AND IMPLEMENTATION OF DIGITAL DEMODULATOR FOR FREQUENCY MODULATED CW RADAR,” INTERNATIONAL JOURNAL OF ENGINEERING, vol. 27, no. 10 (TRANSACTIONS A: BASICS), pp. 1581–1589, 2014, [Online]. Available: https://sid.ir/paper/634786/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops