Embedded Memory Test Strategies and Repair

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Altaf Ahmed m.; Elizabath Rani d.; SATTAR S.A.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: International Journal of Engineering Year:2017 | Volume:30 | Issue:6 (TRANSACTIONS C: Aspects) Page(s): 839-845

Download Full-Text

View:

213

Download:

144

Cites:

Information Journal Paper

Title

Embedded Memory Test Strategies and Repair

Author(s)

Altaf Ahmed m. | Elizabath Rani d. | SATTAR S.A. | Issue Writer Certificate

Keywords

Embedded Memory

Self-testing

Memory Built-in self-repair

System on Chip

Memory Test Algorithm

Yield Improvement

Abstract

The demand of Self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of Self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for Self-testing. In the proposed Memory Test Algorithm, the Self-testing as well as self-repair mechanisms are incorporated. This scheme repairs the detected faults and is easily integrated with SoC design. Here, an attempt has been made to implement the memory built-in-self-repair (MBISR) architecture to test and repair the faults from the embedded memories. It is little, and it supports at-fast test without timing penalty during its operation. The proposed method is a better alternative in speed and low area overhead. Thus, it plays a significant role in Yield Improvement.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

Altaf Ahmed, m., Elizabath Rani, d., & SATTAR, S.A.. (2017). Embedded Memory Test Strategies and Repair. INTERNATIONAL JOURNAL OF ENGINEERING, 30(6 (TRANSACTIONS C: Aspects)), 839-845. SID. https://sid.ir/paper/735048/en

Vancouver: Copy

Altaf Ahmed m., Elizabath Rani d., SATTAR S.A.. Embedded Memory Test Strategies and Repair. INTERNATIONAL JOURNAL OF ENGINEERING[Internet]. 2017;30(6 (TRANSACTIONS C: Aspects)):839-845. Available from: https://sid.ir/paper/735048/en

IEEE: Copy

m. Altaf Ahmed, d. Elizabath Rani, and S.A. SATTAR, “Embedded Memory Test Strategies and Repair,” INTERNATIONAL JOURNAL OF ENGINEERING, vol. 30, no. 6 (TRANSACTIONS C: Aspects), pp. 839–845, 2017, [Online]. Available: https://sid.ir/paper/735048/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops