A Novel Method Design Multiplexer Quaternary with CNTFET

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

RAHMATI S.; FARSHIDI E.; GANJI J.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING INNOVATIONS Year:2020 | Volume:8 | Issue:1 Page(s): 9-18

Download Full-Text

View:

192

Download:

108

Cites:

Information Journal Paper

Title

A Novel Method Design Multiplexer Quaternary with CNTFET

Author(s)

RAHMATI S. | FARSHIDI E. | GANJI J. | Issue Writer Certificate

Keywords

Carbon Nano Tube

Multiplexer

Full Adder

Multi-Value Logic

Quaternary Logic

Abstract

Background and Objectives: In recent decades, due to the effect of the short channel, the use of CMOS transistors in the nanoscale has become a major concern. One option to deal with this issue is the use of nano-transistors. Methods: Using nano-transistors and multi-valued logic (MVL) can reduce the level of chips and connections and have a direct impact on power consumption. The present study reports the design of a new method of Multiplexers (MUXs) based on Quaternary Logic and transistors of carbon nanotubes (CNTFET) and having a new look at the layout and use of MUXs. Results: The use of special rotary functions and unary operators in Quaternary Logic in the design of MUXs reduced the number of CNTFETs from 27% to 54%. Also, the use of MUXs in the Adder structure resulted in a 54% reduction in Power Delay Product (PDP) and a 17. 5% to 85. 6% reduction in CNTFET counts. Conclusion: The simulated results display a significant improvement in the fabrication of Adders, average power consumption, speed, and PDP compared to the current best-performing techniques in the literature. The proposed operators and circuits were evaluated under various operating conditions. The results show the stability of the proposed circuits.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

RAHMATI, S., FARSHIDI, E., & GANJI, J.. (2020). A Novel Method Design Multiplexer Quaternary with CNTFET. JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING INNOVATIONS, 8(1), 9-18. SID. https://sid.ir/paper/757484/en

Vancouver: Copy

RAHMATI S., FARSHIDI E., GANJI J.. A Novel Method Design Multiplexer Quaternary with CNTFET. JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING INNOVATIONS[Internet]. 2020;8(1):9-18. Available from: https://sid.ir/paper/757484/en

IEEE: Copy

S. RAHMATI, E. FARSHIDI, and J. GANJI, “A Novel Method Design Multiplexer Quaternary with CNTFET,” JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING INNOVATIONS, vol. 8, no. 1, pp. 9–18, 2020, [Online]. Available: https://sid.ir/paper/757484/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops