High-Speed Low-Power Approach for Implementation of 8B/10B Encoder for High-Speed Communications

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Seyed Aalinejad Seyed Moosa

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Majlesi Journal of Electrical Engineering Year:2020 | Volume:14 | Issue:3 Page(s): 81-88

Download Full-Text

View:

120

Download:

Cites:

Information Journal Paper

Title

High-Speed Low-Power Approach for Implementation of 8B/10B Encoder for High-Speed Communications

Author(s)

Seyed Aalinejad Seyed Moosa | Issue Writer Certificate

Keywords

High-Speed

Low-Power

8b/10b Coding Scheme

Encoding

CMOS

Abstract

In this paper, the design methodology for a High-Speed 8B/10B Encoding architecture has been discussed. By means of the new truth table and with the help of Pass-Transistor Logic (PTL), a new structure has been designed in CMOS technology, which shows a superior speed performance. Also, power consumption is optimized because of careful design considerations. These features, along with the simplicity of the employed circuitry are the quality of this work to be repeatedly used in High-Speed communication systems. The design process has been explained in detail so that the idea can completely be understood. Moreover, the proposed structure has been demonstrated in the circuit level for better clarification. Post-layout simulation results for TSMC 0. 18μ m standard CMOS technology depict the correct behavior of the proposed architecture whilst the power consumption is 1. 64mW from 1. 8v power supply.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

Seyed Aalinejad, Seyed Moosa. (2020). High-Speed Low-Power Approach for Implementation of 8B/10B Encoder for High-Speed Communications. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, 14(3), 81-88. SID. https://sid.ir/paper/775986/en

Vancouver: Copy

Seyed Aalinejad Seyed Moosa. High-Speed Low-Power Approach for Implementation of 8B/10B Encoder for High-Speed Communications. MAJLESI JOURNAL OF ELECTRICAL ENGINEERING[Internet]. 2020;14(3):81-88. Available from: https://sid.ir/paper/775986/en

IEEE: Copy

Seyed Moosa Seyed Aalinejad, “High-Speed Low-Power Approach for Implementation of 8B/10B Encoder for High-Speed Communications,” MAJLESI JOURNAL OF ELECTRICAL ENGINEERING, vol. 14, no. 3, pp. 81–88, 2020, [Online]. Available: https://sid.ir/paper/775986/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops