Design of 16-bit Approximate Multiplier with Digital Processing Application

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Yousefi Mousa; GHORBANI MOSTAFA; MONFAREDI KHALIL

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF ADVANCED SIGNAL PROCESSING Year:2020 | Volume:4 | Issue:1 (5) Page(s): 151-158

Download Full-Text

Persian Verion

View:

370

Download:

Cites:

Information Journal Paper

Title

Design of 16-bit Approximate Multiplier with Digital Processing Application

Author(s)

Yousefi Mousa | GHORBANI MOSTAFA | MONFAREDI KHALIL | Issue Writer Certificate

Keywords

Approximate multiplier

compressor

digital processing

propagation delay

Abstract

The multipliers are important blocks that used in digital processing modern systems. So, design of the efficient multiplier is important advantage for digitally computational system. In some processing fields as the signal processing, the specified level of the error is acceptable, so used of accurate multiplier in the all of the processing fields is not essential. One of the important blocks of the multiplier is the compressor that is used in stage of the partial multiplication for decreasing operations. In this paper, new design of the 5: 3 and 15: 4 approximate compressors are proposed, the power consumption, propagation delay and error distance of proposed compressors in the comparison others have proper operating, with used of the proposed approximate compressors designed the approximate 16*16-bit multiplier. The overall of the proposed Approximate multiplier is simulated and implemented by 180 nm CMOS technology and 1. 8 V power supply by the Cadence tools. The result of simulation is shown that propagation delay proposed 5: 3 compressors is 0. 76 ns and power consumption is 0. 935 μ W with ± 2 error distance. And also, the proposed 15: 4 compressor has 1. 12 ns propagation delay, 4. 75 μ W power consumption.

Cites

No record.

References

No record.

Cite

APA: Copy

Yousefi, Mousa, GHORBANI, MOSTAFA, & MONFAREDI, KHALIL. (2020). Design of 16-bit Approximate Multiplier with Digital Processing Application. JOURNAL OF ADVANCED SIGNAL PROCESSING, 4(1 (5) ), 151-158. SID. https://sid.ir/paper/964472/en

Vancouver: Copy

Yousefi Mousa, GHORBANI MOSTAFA, MONFAREDI KHALIL. Design of 16-bit Approximate Multiplier with Digital Processing Application. JOURNAL OF ADVANCED SIGNAL PROCESSING[Internet]. 2020;4(1 (5) ):151-158. Available from: https://sid.ir/paper/964472/en

IEEE: Copy

Mousa Yousefi, MOSTAFA GHORBANI, and KHALIL MONFAREDI, “Design of 16-bit Approximate Multiplier with Digital Processing Application,” JOURNAL OF ADVANCED SIGNAL PROCESSING, vol. 4, no. 1 (5) , pp. 151–158, 2020, [Online]. Available: https://sid.ir/paper/964472/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops