Design of an analog current-mode time-delay cell

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Aghazadeh Seyed Rasoul; Saberkari Alireza

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: ELECTRONIC INDUSTRIES Year:2017 | Volume:8 | Issue:2 Page(s): 129-138

Download Full-Text

Persian Verion

View:

485

Download:

Cites:

Information Journal Paper

Title

Design of an analog current-mode time-delay cell

Author(s)

Aghazadeh Seyed Rasoul | Saberkari Alireza | Issue Writer Certificate

Keywords

all-pass filterQ1

class AB cascode current mirrorQ1

differential input voltage current conveyorQ1

Analog current-mode time-delay cellQ1

Abstract

The goal of this research is designing an Analog current-mode time-delay cell based on a current-mode first-order all-pass filter with high output impedance. The proposed all-pass filter as a time-delay cell consists of a class AB cascode current mirror and also a differential input voltage current conveyor (DVCC) as an active element employing only two grounded passive components for phase shifting and required time delay. The proposed time-delay cell is capable of working at low-voltage headroom and has high speed operation and a low-power consumption of 1. 39mW. The value of delay can be controlled by both fine-tuning and coarse-tuning. This time-delay cell can generate a delay of 14ns while it is able to reach a minimum delay of 6ns across a 100MHz bandwidth by using fine-tuning and coarse-tuning of the time-delay cell, as well. The proposed cell can be used in the beamforming, radars, and medical engineering. HSPICE simulations are performed based on a 0. 18µ m standard CMOS technology.

Cites

No record.

References

No record.

Cite

APA: Copy

Aghazadeh, Seyed Rasoul, & Saberkari, Alireza. (2017). Design of an analog current-mode time-delay cell. ELECTRONIC INDUSTRIES, 8(2 ), 129-138. SID. https://sid.ir/paper/229623/en

Vancouver: Copy

Aghazadeh Seyed Rasoul, Saberkari Alireza. Design of an analog current-mode time-delay cell. ELECTRONIC INDUSTRIES[Internet]. 2017;8(2 ):129-138. Available from: https://sid.ir/paper/229623/en

IEEE: Copy

Seyed Rasoul Aghazadeh, and Alireza Saberkari, “Design of an analog current-mode time-delay cell,” ELECTRONIC INDUSTRIES, vol. 8, no. 2 , pp. 129–138, 2017, [Online]. Available: https://sid.ir/paper/229623/en

Related Journal Papers