Lowering Power Consumption and Improving Resistance Against Power Analysis Attack of an Adder with Graphene-Based Emerging Technology

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

ABDOLLAHI HASSAN; HOOSHMAND REZA; Owlia Hadi

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: ELECTRONIC INDUSTRIES Year:2020 | Volume:10 | Issue:4 Page(s): 27-38

Download Full-Text

Persian Verion

View:

482

Download:

Cites:

Information Journal Paper

Title

Lowering Power Consumption and Improving Resistance Against Power Analysis Attack of an Adder with Graphene-Based Emerging Technology

Author(s)

ABDOLLAHI HASSAN | HOOSHMAND REZA | Owlia Hadi | Issue Writer Certificate

Keywords

Secure Low-Power AdderQ1

GrapheneQ1

Graphene FETQ1

Current Mode LogicQ1

Abstract

In this paper, for the first time, the role of Graphene-based emerging technology has been investigated in digital adder circuits. The aims are to decrease power consumption and enhance security against power analysis attack. Static and Current Mode Logic (CML) styles are employed to design one, four, and eight-bit adders in silicon and Graphene technologies. In simulations, a SPICE-compatible model for Graphene transistors and a PTM model for silicon FINFET transistors are used. Results reveal that the Graphene-based static adders show the least power consumption. For an 8-bit adder, power overshoots and standard deviation from power traces confirm that a Graphene-based CML (G-CML) adder is the most robust scheme against power analysis attack among the static and CML designs. Eventually, a new hybrid approach is proposed by providing a circuit in which security is enhanced by creating an irregularity in the power trace and this makes the data detection more difficult. Accordingly, an adder based on the proposed approach yield higher security with a different pattern of a power trace and also contains lower power consumption than pure CML-based adders.

Cites

No record.

References

No record.

Cite

APA: Copy

ABDOLLAHI, HASSAN, HOOSHMAND, REZA, & Owlia, Hadi. (2020). Lowering Power Consumption and Improving Resistance Against Power Analysis Attack of an Adder with Graphene-Based Emerging Technology. ELECTRONIC INDUSTRIES, 10(4 ), 27-38. SID. https://sid.ir/paper/229656/en

Vancouver: Copy

ABDOLLAHI HASSAN, HOOSHMAND REZA, Owlia Hadi. Lowering Power Consumption and Improving Resistance Against Power Analysis Attack of an Adder with Graphene-Based Emerging Technology. ELECTRONIC INDUSTRIES[Internet]. 2020;10(4 ):27-38. Available from: https://sid.ir/paper/229656/en

IEEE: Copy

HASSAN ABDOLLAHI, REZA HOOSHMAND, and Hadi Owlia, “Lowering Power Consumption and Improving Resistance Against Power Analysis Attack of an Adder with Graphene-Based Emerging Technology,” ELECTRONIC INDUSTRIES, vol. 10, no. 4 , pp. 27–38, 2020, [Online]. Available: https://sid.ir/paper/229656/en

Related Journal Papers