مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

video

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

sound

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Version

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

View:

463
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Download:

0
مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Cites:

Information Journal Paper

Title

A CAD tool for design and optimizing latch comparators

Pages

  53-66

Keywords

Computer Aided Design (CAD)Q1

Abstract

 In this paper, a CAD tool based on the link between Hspice and a heuristic algorithm called Inclined Planes Optimization (IPO) is provided, which its goal is to obtain an optimal design for voltage comparators. This tool uses detailed models of transistors and considers all parasitic elements, to achieve solutions close to reality. The proposed CAD tool minimizes a multi-objective function and provides several 2-dimensional Pareto-fronts. Therefore, the designer understands the correlation between objective functions and selects the optimal design considering the application requirements. To evaluate the final results, 1000-run of Monte Carlo simulation and PVT verification design is performed.

Cites

  • No record.
  • References

  • No record.
  • Cite

    APA: Copy

    Yaqubi, Ehsan, & zahiri, seyyed hamid. (2017). A CAD tool for design and optimizing latch comparators. ELECTRONIC INDUSTRIES, 8(3 ), 53-66. SID. https://sid.ir/paper/229715/en

    Vancouver: Copy

    Yaqubi Ehsan, zahiri seyyed hamid. A CAD tool for design and optimizing latch comparators. ELECTRONIC INDUSTRIES[Internet]. 2017;8(3 ):53-66. Available from: https://sid.ir/paper/229715/en

    IEEE: Copy

    Ehsan Yaqubi, and seyyed hamid zahiri, “A CAD tool for design and optimizing latch comparators,” ELECTRONIC INDUSTRIES, vol. 8, no. 3 , pp. 53–66, 2017, [Online]. Available: https://sid.ir/paper/229715/en

    Related Journal Papers

    Related Seminar Papers

  • No record.
  • Related Plans

  • No record.
  • Recommended Workshops






    Move to top
    telegram sharing button
    whatsapp sharing button
    linkedin sharing button
    twitter sharing button
    email sharing button
    email sharing button
    email sharing button
    sharethis sharing button