Secure FPGA Design by Filling Unused Spaces

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Labafniya Mansoureh; Saeidi Roghayeh

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY Year:2019 | Volume:11 | Issue:1 Page(s): 47-55

Download Full-Text

Persian Verion

View:

683

Download:

148

Cites:

Information Journal Paper

Title

Secure FPGA Design by Filling Unused Spaces

Author(s)

Labafniya Mansoureh | Saeidi Roghayeh | Issue Writer Certificate

Keywords

Field Programmable Gate ArrayQ2

SecurityQ1

Controllable PointQ1

Observable PointsQ1

Hardware Trojan HorsesQ1

Abstract

There are di erent kinds of attacks on Field Programmable Gate Array (FPGA). As FPGAs are used in many di erent applications, its Security becomes an important concern, especially in Internet of Things (IoT) applications. Hardware Trojan Horse (HTH) insertion is one of the major Security threats that can be implemented in unused space of the FPGA. This unused space is unavoidable to meet the place and route requirements. In this paper, we introduce an e cient method to ll this space and thus leaving no free space for inserting HTHs. Using a shift register in combination with gate-chain is the best way of lling unused space, which incurs a no increase in power consumption of the main design. Experimental results of implementing a set of IWLS benchmarks on Xilinx Virtex devices show that the proposed prevention and detection scheme imposes a no power overhead and no degradation to performance and critical path delay of the main design.

Cites

No record.

References

No record.

Cite

APA: Copy

Labafniya, Mansoureh, & Saeidi, Roghayeh. (2019). Secure FPGA Design by Filling Unused Spaces. THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, 11(1 ), 47-55. SID. https://sid.ir/paper/241804/en

Vancouver: Copy

Labafniya Mansoureh, Saeidi Roghayeh. Secure FPGA Design by Filling Unused Spaces. THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY[Internet]. 2019;11(1 ):47-55. Available from: https://sid.ir/paper/241804/en

IEEE: Copy

Mansoureh Labafniya, and Roghayeh Saeidi, “Secure FPGA Design by Filling Unused Spaces,” THE ISC INTERNATIONAL JOURNAL OF INFORMATION SECURITY, vol. 11, no. 1 , pp. 47–55, 2019, [Online]. Available: https://sid.ir/paper/241804/en

Related Journal Papers