FAULT-TOLERANT 3-D NETWORK-ON-CHIP DESIGN USING DYNAMIC LINK SHARING

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

SEYYEDAGHAEI REZAEI SEYYED HOSSEIN; MODARRESSI MEHDI

Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: JOURNAL OF SOFT COMPUTING AND INFORMATION TECHNOLOGY (JSCIT) Year:2016 | Volume:6 | Issue:1 Page(s): 1-7

Download Full-Text

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Persian Verion

View:

1,216

Download:

Cites:

Information Journal Paper

Title

FAULT-TOLERANT 3-D NETWORK-ON-CHIP DESIGN USING DYNAMIC LINK SHARING

Author(s)

SEYYEDAGHAEI REZAEI SEYYED HOSSEIN | MODARRESSI MEHDI | Issue Writer Certificate

Keywords

FAULT-TOLERANTQ2

RESOURCE SHARINGQ2

3-D NOCSQ2

Abstract

Emerging 3D technology partitions a larger die into smaller parts and then stacks them in a 3D fashion. This technology can lead to a paradigm shift in on-chip communication design providing higher orders of bandwidth and lower latency. However, due to the aggressively scaled transistors in modern technology nodes, the reliability issue has become into a major concern. In this paper,we leverage these ultra-low-latency vertical links to design a FAULT-TOLERANT 3D NoC architecture. In this architecture, permanent and intermittent defects on links and crossbars are bypassed by borrowing the idle bandwidth from vertically adjacent links and crossbars. Evaluation results under synthetic and realistic workloads show that the proposed fault-tolerance mechanism offers higher reliability and lower performance loss, when compared with state-of-the-art FAULT-TOLERANT 3D NoC designs.

Cites

No record.

References

No record.

Cite

APA: Copy

SEYYEDAGHAEI REZAEI, SEYYED HOSSEIN, & MODARRESSI, MEHDI. (2016). FAULT-TOLERANT 3-D NETWORK-ON-CHIP DESIGN USING DYNAMIC LINK SHARING. JOURNAL OF SOFT COMPUTING AND INFORMATION TECHNOLOGY (JSCIT), 6(1 ), 1-7. SID. https://sid.ir/paper/245862/en

Vancouver: Copy

SEYYEDAGHAEI REZAEI SEYYED HOSSEIN, MODARRESSI MEHDI. FAULT-TOLERANT 3-D NETWORK-ON-CHIP DESIGN USING DYNAMIC LINK SHARING. JOURNAL OF SOFT COMPUTING AND INFORMATION TECHNOLOGY (JSCIT)[Internet]. 2016;6(1 ):1-7. Available from: https://sid.ir/paper/245862/en

IEEE: Copy

SEYYED HOSSEIN SEYYEDAGHAEI REZAEI, and MEHDI MODARRESSI, “FAULT-TOLERANT 3-D NETWORK-ON-CHIP DESIGN USING DYNAMIC LINK SHARING,” JOURNAL OF SOFT COMPUTING AND INFORMATION TECHNOLOGY (JSCIT), vol. 6, no. 1 , pp. 1–7, 2016, [Online]. Available: https://sid.ir/paper/245862/en

Related Journal Papers