Design and Simulation of 4 Transistors and 2 Memristors Memory with the Least Power and Power-Delay Product

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Karami Keramat; Zanjani Sayed Mohammad Ali; Dolatshahi Mehdi

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: Journal of Intelligent Procedures in Electrical Technology Year:2021 | Volume:12 | Issue:47 Page(s): 49-59

Download Full-Text

Persian Verion

View:

415

Download:

Cites:

Information Journal Paper

Title

Design and Simulation of 4 Transistors and 2 Memristors Memory with the Least Power and Power-Delay Product

Author(s)

Karami Keramat | Zanjani Sayed Mohammad Ali | Dolatshahi Mehdi | Issue Writer Certificate

Keywords

non-volatile memoryQ1

memristorQ1

4T2M cellQ1

power delay productQ1

Abstract

memristor, as a fundamental element of SRAM and DRAM memories, can effectively reduce startup time and power consumption of the circuits. Non-volatility, high density of the final circuit, and reduction of power delay product (PDP) are some of the significant facts of memristor circuits, which has led to the suggestion of a memory cell including and four transistors and two memristors (4T2M) in this paper. In order to simulate the proposed memory cell, the length of memristors has been selected 10 nm, and their on/off state resistors have been selected 250 Ω and 10 KΩ respectively. In addition, the proposed memory cell MOS transistors are simulated by the 32 nm CMOS PTM model. Simulation in the HSPICE software with 1V supply voltage and comparison with two conventional six-transistor (6T) and two transistors-two memory (2T2M) cells show that the use of memristors has made the proposed memory cell and 2T2M cell non-volatile. Moreover, the power consumption of the proposed circuit has decreased by 99. 8% and 57. 2%, compared to the previous two circuits respectively, and the power average delay product has also improved by 99. 4% and 26. 7%, respectively; however, the writing delay of this cell and 2T2M cell increased by 400% and 218% compared to 6T cell, respectively.

Cites

No record.

References

No record.

Cite

APA: Copy

Karami, Keramat, Zanjani, Sayed Mohammad Ali, & Dolatshahi, Mehdi. (2021). Design and Simulation of 4 Transistors and 2 Memristors Memory with the Least Power and Power-Delay Product. JOURNAL OF INTELLIGENT PROCEDURES IN ELECTRICAL TECHNOLOGY, 12(47 ), 49-59. SID. https://sid.ir/paper/403694/en

Vancouver: Copy

Karami Keramat, Zanjani Sayed Mohammad Ali, Dolatshahi Mehdi. Design and Simulation of 4 Transistors and 2 Memristors Memory with the Least Power and Power-Delay Product. JOURNAL OF INTELLIGENT PROCEDURES IN ELECTRICAL TECHNOLOGY[Internet]. 2021;12(47 ):49-59. Available from: https://sid.ir/paper/403694/en

IEEE: Copy

Keramat Karami, Sayed Mohammad Ali Zanjani, and Mehdi Dolatshahi, “Design and Simulation of 4 Transistors and 2 Memristors Memory with the Least Power and Power-Delay Product,” JOURNAL OF INTELLIGENT PROCEDURES IN ELECTRICAL TECHNOLOGY, vol. 12, no. 47 , pp. 49–59, 2021, [Online]. Available: https://sid.ir/paper/403694/en

Related Journal Papers