A Low Voltage, Time-Domain, Full Range, CMOS Winner-Take-All Circuit

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

ZARE MARYAM; GHAFFARI MOHAMMADREZA; Rahiminejad Ehsan; SABERI MEHDI

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: ELECTRONIC INDUSTRIES Year:2020 | Volume:11 | Issue:3 Page(s): 5-14

Download Full-Text

Persian Verion

View:

204

Download:

Cites:

Information Journal Paper

Title

A Low Voltage, Time-Domain, Full Range, CMOS Winner-Take-All Circuit

Author(s)

ZARE MARYAM | GHAFFARI MOHAMMADREZA | Rahiminejad Ehsan | SABERI MEHDI | Issue Writer Certificate

Keywords

winner take all

time domain

linear delay element

full-range input

Low Voltage

Abstract

In this paper a rail-to-rail time-domain CMOS winner take all (WTA) circuit is proposed. To convert the analog voltage to a delay time a voltage controlled delay line is employed. In order to implement a full range time domain winner take all, a linear rail-to-rail delay element is employed. A positive feedback loop is utilized to reduce the decision time. Employing a linear rail-to-rail delay element, improves the precision and dynamic range of the entire winner take all circuit. In addition, the proposed circuit is employed a new phase detector to reduce transistors have been utilized in the circuit and decrease the parasitic elements of VCDLs. As a result the proposed circuit is designed to operate in subthreshold region to 0. 3V. Based on the proposed structure, a 3-input WTA circuit has been designed and simulated in a 0. 18um CMOS technology with a 1V supply voltage. The simulated results confirm that the power consumption of the presented winner take all circuit is 0. 72uW at 10MHz clock frequency. The simulation results show the Figure of Merit of 2. 4uW/MHz and 99. 98% precision and the circuit operates to 0. 38V supply voltage.

Cites

No record.

References

No record.

Cite

APA: Copy

ZARE, MARYAM, GHAFFARI, MOHAMMADREZA, Rahiminejad, Ehsan, & SABERI, MEHDI. (2020). A Low Voltage, Time-Domain, Full Range, CMOS Winner-Take-All Circuit. ELECTRONIC INDUSTRIES, 11(3 ), 5-14. SID. https://sid.ir/paper/953127/en

Vancouver: Copy

ZARE MARYAM, GHAFFARI MOHAMMADREZA, Rahiminejad Ehsan, SABERI MEHDI. A Low Voltage, Time-Domain, Full Range, CMOS Winner-Take-All Circuit. ELECTRONIC INDUSTRIES[Internet]. 2020;11(3 ):5-14. Available from: https://sid.ir/paper/953127/en

IEEE: Copy

MARYAM ZARE, MOHAMMADREZA GHAFFARI, Ehsan Rahiminejad, and MEHDI SABERI, “A Low Voltage, Time-Domain, Full Range, CMOS Winner-Take-All Circuit,” ELECTRONIC INDUSTRIES, vol. 11, no. 3 , pp. 5–14, 2020, [Online]. Available: https://sid.ir/paper/953127/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops