CMOS Image Sensor with 10-Bit Two-Stage Column-Parallel Data Converter

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

Teymouri Masood

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: ELECTRONIC INDUSTRIES Year:2021 | Volume:12 | Issue:1 Page(s): 81-92

Download Full-Text

Persian Verion

View:

128

Download:

Cites:

Information Journal Paper

Title

CMOS Image Sensor with 10-Bit Two-Stage Column-Parallel Data Converter

Author(s)

Teymouri Masood | Issue Writer Certificate

Keywords

CMOS Image Sensor

Pixel

Pixel Readout Circuit

Two-Step Single-Slope Converter

FPN Noise

Abstract

In this paper, an image sensor is introduced which can take photos at high-speed. For this purpose, a Pixel readout circuit has been introduced. So that with the same power consumption of the conventional source follower circuit, linearity and accuracy are improved 14dB and 16%, respectively. Total input referred noise of the Pixel readout circuit in the band width of 1hz-1GHz is 0. 7mv and power consumption without bias circuit is 16. 9µ w. The proposed image sensor is designed based on the column-parallel architecture, and a new structure has been introduced to convert Pixel analog signals to digital, which can convert Pixels signals to 10 bits digital data in two consecutive phases. This method has led to 16 times increase in sampling rate without significantly increasing power consumption compared to a conventional single-slope ADC. All circuits are designed in TSMC 0. 18µ m CMOS technology and implemented by Cadence software and simulated by the Spectre circuit simulator.

Cites

No record.

References

No record.

Cite

APA: Copy

Teymouri, Masood. (2021). CMOS Image Sensor with 10-Bit Two-Stage Column-Parallel Data Converter. ELECTRONIC INDUSTRIES, 12(1 ), 81-92. SID. https://sid.ir/paper/961297/en

Vancouver: Copy

Teymouri Masood. CMOS Image Sensor with 10-Bit Two-Stage Column-Parallel Data Converter. ELECTRONIC INDUSTRIES[Internet]. 2021;12(1 ):81-92. Available from: https://sid.ir/paper/961297/en

IEEE: Copy

Masood Teymouri, “CMOS Image Sensor with 10-Bit Two-Stage Column-Parallel Data Converter,” ELECTRONIC INDUSTRIES, vol. 12, no. 1 , pp. 81–92, 2021, [Online]. Available: https://sid.ir/paper/961297/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops