DESIGN OF PARITY PRESERVING REVERSIBLE SIGNED MULTIPLIER CIRCUIT

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

HAGHPARAST M.; BOLHASSANI A.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ Year:2018 | Volume:16 | Issue:3 Page(s): 213-220

Download Full-Text

Persian Verion

View:

2,489

Download:

Cites:

Information Journal Paper

Title

DESIGN OF PARITY PRESERVING REVERSIBLE SIGNED MULTIPLIER CIRCUIT

Author(s)

HAGHPARAST M. | BOLHASSANI A. | Issue Writer Certificate

Keywords

QUANTUM COMPUTINGQ2

REVERSIBLE CIRCUITQ1

SIGNED MULTIPLIERQ1

PARITY PRESERVINGQ1

NANOTECHNOLOGYQ1

Abstract

One of the major challenges and constraints in designing very large integrated circuits is the power dissipation of transistors. Reversible logic is one of the new paradigm in reducing the power consumption of digital circuits in the QUANTUM COMPUTING field. In this paper, an improved design of a parallel 5-bit PARITY PRESERVING reversible SIGNED MULTIPLIER circuit is presented. REVERSIBLE CIRCUIT designs with PARITY PRESERVING property are an important issue for the implementation of fault tolerant systems in NANOTECHNOLOGY area. To design of the proposed multiplier, the reversible full adder circuit using 5×5 reversible HBF block with low quantum cost, and the 4×4 reversible HBL gate, with PARITY PRESERVING property are proposed. The structure of the multiplier circuit consists of two parts of the partial product generation (PPG) and multi-operand addition (MOA). This structure is based on Baugh-Wooley and Wallace-Tree algorithms, which results in improved speed of operation in a 5-bit multiplier for signed digits. The proposed circuits are optimized based on important evaluation issues such as quantum cost, garbage outputs and constant inputs, and also are compared with the existing circuits. The main goal is to reduce the quantum cost, the number of constant inputs and garbage outputs in the design of the proposed multiplier circuit. The results of the final evaluation and comparison shows that the proposed multiplier in this study is improved by 26% in quantum cost, 9% in garbage outputs and 9% in constant inputs relative to the best existing designs.

Cites

No record.

References

No record.

Cite

APA: Copy

HAGHPARAST, M., & BOLHASSANI, A.. (2018). DESIGN OF PARITY PRESERVING REVERSIBLE SIGNED MULTIPLIER CIRCUIT. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ, 16(3 ), 213-220. SID. https://sid.ir/paper/228135/en

Vancouver: Copy

HAGHPARAST M., BOLHASSANI A.. DESIGN OF PARITY PRESERVING REVERSIBLE SIGNED MULTIPLIER CIRCUIT. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ[Internet]. 2018;16(3 ):213-220. Available from: https://sid.ir/paper/228135/en

IEEE: Copy

M. HAGHPARAST, and A. BOLHASSANI, “DESIGN OF PARITY PRESERVING REVERSIBLE SIGNED MULTIPLIER CIRCUIT,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, A- MUHANDISI -I BARQ, vol. 16, no. 3 , pp. 213–220, 2018, [Online]. Available: https://sid.ir/paper/228135/en

Related Journal Papers