DESIGN OF FLOATING-POINT MULTIPLIERS WITH NORMAL AND FAULT-TOLERANT OPERATIONS USING REDUCED-PRECISION COMPUTING

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

MOHAJER M.; VALINATAJ M.

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Journal Paper

Paper Information

Journal: NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR Year:2018 | Volume:16 | Issue:2 Page(s): 91-100

Download Full-Text

Persian Verion

View:

1,469

Download:

Cites:

Information Journal Paper

Title

DESIGN OF FLOATING-POINT MULTIPLIERS WITH NORMAL AND FAULT-TOLERANT OPERATIONS USING REDUCED-PRECISION COMPUTING

Author(s)

MOHAJER M. | VALINATAJ M. | Issue Writer Certificate

Keywords

ERROR CORRECTIONQ1

ERROR DETECTIONQ1

FAULT-TOLERANCEQ1

FLOATING-POINT MULTIPLIERQ2

REDUCED-PRECISIONQ1

Abstract

Multiplication is one of the important computations required for different signal processing applications especially regarding voice and image. However, the multipliers as digital circuits are susceptible to different environmental effects such as noises. In this paper, a new approach is proposed for designing a 32-bit FLOATING-POINT MULTIPLIER which can operate in two operational modes, normal and fault-tolerant, dependent to the environmental conditions. In the fault-tolerant mode, by reducing the normal precision and accepting a negligible error in the output, a portion of preliminary circuit is released which is used for redundant computations in order to detect or correct errors. This way, two multiplier architectures with ERROR DETECTION or correction capability are proposed that have a beneficial reliability against different types of permanent and transient faults. The implementation results show that in the fault-tolerant mode, maintaining 13 bits instead of 23 bits for the mantissa will be enough to achieve an error detecting multiplier, and maintaining 11 bits will be enough to achieve an error correcting multiplier with acceptable area and power overheads (from 12% to 26%) while their precisions are enough for most applications.

Cites

No record.

References

Cite

APA: Copy

MOHAJER, M., & VALINATAJ, M.. (2018). DESIGN OF FLOATING-POINT MULTIPLIERS WITH NORMAL AND FAULT-TOLERANT OPERATIONS USING REDUCED-PRECISION COMPUTING. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, 16(2 ), 91-100. SID. https://sid.ir/paper/228485/en

Vancouver: Copy

MOHAJER M., VALINATAJ M.. DESIGN OF FLOATING-POINT MULTIPLIERS WITH NORMAL AND FAULT-TOLERANT OPERATIONS USING REDUCED-PRECISION COMPUTING. NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR[Internet]. 2018;16(2 ):91-100. Available from: https://sid.ir/paper/228485/en

IEEE: Copy

M. MOHAJER, and M. VALINATAJ, “DESIGN OF FLOATING-POINT MULTIPLIERS WITH NORMAL AND FAULT-TOLERANT OPERATIONS USING REDUCED-PRECISION COMPUTING,” NASHRIYYAH -I MUHANDISI -I BARQ VA MUHANDISI -I KAMPYUTAR -I IRAN, B- MUHANDISI -I KAMPYUTAR, vol. 16, no. 2 , pp. 91–100, 2018, [Online]. Available: https://sid.ir/paper/228485/en

Related Journal Papers