DESIGN AND FPGA IMPLEMENTATION OF SIGMA DELTA ADC ON SPARTAN 6

Q: How can I download an article?

To download an article from SID, first log in to the site, search for the article title, and click on the 'Download Article' option.

Q: How can I download an ISI article?

To download an ISI article on SID, enter the keyword or article title in the search bar, view the relevant results, click on the desired article, and select the 'Download Article' option.

Q: How can I access the SID database?

To access the SID database, visit SID.ir, create an account, and log in to access scientific resources.

Q: Is downloading articles from SID free?

Some articles on SID are available for free, while others require payment. Details are specified on the article's page.

GHASEMI SHAHABI ALIREZA; LOTFIVAND NASSER

مرکز اطلاعات علمی Scientific Information Database (SID) - Trusted Source for Research and Academic Resources

Seminar Paper

Paper Information

Seminar: INTERNATIONAL CONFERENCE ON RESEARCH IN SCIENCE AND TECHNOLOGY
Year:2016 | Issue:3

Download Full-Text

View:

395

Download:

651

Information Seminar Paper

Title

DESIGN AND FPGA IMPLEMENTATION OF SIGMA DELTA ADC ON SPARTAN 6

Author(s)

GHASEMI SHAHABI ALIREZA | LOTFIVAND NASSER | Issue Writer Certificate

Keywords

ANALOG-TO-DIGITAL CONVERTERS (ADC)

FIELD PROGRAMMABLE GATE ARRAYS (FPGA)

SIGMA DELTA (ΣΔ)

Abstract

ANALOG-TO-DIGITAL CONVERTERS PLAY AN IMPORTANT ROLE IN OUR DAILY LIVES. SIGMA DELTA (SD) CONVERTER IS AN ATTRACTIVE ADC FOR FUTURE COMMUNICATION SYSTEMS DUE TO ITS HIGH RESOLUTION RATE. THIS PAPER PRESENTS THE SIGMA DELTA ADC WHICH IS SUITABLE FOR EMBEDDED FPGA APPLICATIONS. DESIGNING ORDER 2 SIGMA DELTA ADC WAS CARRIED OUT IN MATLAB SIMULINK AND WAS IMPLEMENTED ON SPARTAN6 FPGA KIT. IN THIS PAPER, WE HAVE PRESENTED THE DESIGN OF SIGMA DELTA ADC. A 2ND SIGMA DELTA MODULATOR IS THE TARGETS SIGNAL BAND OF 20 K HZ FOR HAM VOICE APPLICATIONS WITH AN OVERSAMPLING RATIO OF 512 AND A SAMPLING FREQUENCY OF 20.48 M HZ. A HIGH SIGNAL-TO-NOISE RATIO OF 110 DB IS ACHIEVED WHICH PROVIDES A 17.5BIT RESOLUTION, AND ITS EXECUTION ON SPARTAN 6 FPGA KIT. IT CONSUMES 184 SLICE REGISTERS, 150 FLIP FLOPS, 319 SLICES OF LUTS, 314 LOGICS, AND 20 BONDED IOBSS. THE RESULTS SHOW THAT THE PROPOSED DESIGN IS QUITE ACCURATE.

Multimedia

No record.

Cites

No record.

References

No record.

Cite

APA: Copy

GHASEMI SHAHABI, ALIREZA, & LOTFIVAND, NASSER. (2016). DESIGN AND FPGA IMPLEMENTATION OF SIGMA DELTA ADC ON SPARTAN 6. INTERNATIONAL CONFERENCE ON RESEARCH IN SCIENCE AND TECHNOLOGY. SID. https://sid.ir/paper/910350/en

Vancouver: Copy

GHASEMI SHAHABI ALIREZA, LOTFIVAND NASSER. DESIGN AND FPGA IMPLEMENTATION OF SIGMA DELTA ADC ON SPARTAN 6. 2016. Available from: https://sid.ir/paper/910350/en

IEEE: Copy

ALIREZA GHASEMI SHAHABI, and NASSER LOTFIVAND, “DESIGN AND FPGA IMPLEMENTATION OF SIGMA DELTA ADC ON SPARTAN 6,” presented at the INTERNATIONAL CONFERENCE ON RESEARCH IN SCIENCE AND TECHNOLOGY. 2016, [Online]. Available: https://sid.ir/paper/910350/en

Related Journal Papers

No record.

Related Seminar Papers

No record.

Related Plans

No record.

Recommended Workshops